skip to main content
10.1145/1228784.1228922acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
Article

A path based modeling approach for dynamic power estimation

Published: 11 March 2007 Publication History

Abstract

In this paper a path based modeling approach due to different internal traffic scenarios is proposed for dynamic power estimation, under Thermal Design Power (TDP) conditions, for data path intensive designs. The model estimates power as a function of bandwidth and effective toggle rate of the input data transactions. It also takes into account the effect of cross-coupling capacitance on dynamic power. The model scales well to obtain power estimates for a design which is a proliferation of the existing one. This enables to get an early power estimation for a next generation design. The effectiveness of the proposed modeling approach has been demonstrated on a complex industrial design.

References

[1]
S. Gupta, and F. Najm. Power Macro Modeling for High Level Power Estimation. Proc. DAC, pages 365--370, 1997.
[2]
F. Najm. Towards a High Level Power Estimation Capability. Proc. ISPLED, pages 87--92, 1995.
[3]
D. Marculescu, R. Marculescu, and M. Pedram. Information Theoretic Measures for Power Analysis. IEEE Tran. on CAD, 15(6):599--610, June 1996.
[4]
P. Landman, and J. Rabaey. Black-Box Capacitance Models for Architectural Power Analysis. Proc. Intl. Workshop on Low Power Design, pages 165--170, April 1994.
[5]
V. Krishna, R. Chadramoule, and N. Ranganathan. Computation of Lower Bounds for Switching Activity Based on Decision Theory. IEEE Trans. on VLSI Systems, 7:125--129, March 1999.
[6]
S. R. Powell, and P. M. Chau. Estimating Power Dissipation of VLSI Signal Processing Chips: The PFA Technique. Proc. VLSI Signal Processing 4:250--259, 1990.
[7]
S. Ramprasad, N. R. Shanbhag, and I. N. Hajj. Analytical Estimation of Transition Activity from Word-Level Signal Statistics. IEEE Trans. on CAD, 16(7):718--733, July 1997.
[8]
P. E. Landman, and J. M. Rabaey. Architectural Power Analysis: The Dual Bit Type Method IEEE Trans. on VLSI Systems, 3(2):173--187, June 1995.
[9]
A. Raghunathan, S. Dey, and N. K. Jha. Register-Transfer Level Estimation Techniques for Switching Activity and Power Consumption. Proc. ICCAD, pages 158--165, November 1996.
[10]
Q. Qiu, Q. Wu, C.-S. Ding, and M. Pedram. Cycle-Accurate Macromodels for RT-Level Power Analysis. Proc. ISPLED, pages 125--130, August 1997.
[11]
N. H. E. Weste, and K. Eshraghian. Principles of CMOS VLSI Design. Addison-Wesley Longman (Singapore) Pte. Ltd, Indian Branch, Delhi, 2000.
[12]
C. Lyuh, T. Kim, and K. Kim. Coupling-Aware High-Level Interconnect Synthesis. IEEE Trans. on CAD, 23(1):157--164, January 2004.
[13]
P. Gupta, and A. B. Kahng. Quantifying Error in Dynamic Power Estimation of CMOS Circuits. Procs. ISQED, pages 273--278, March 2003.
[14]
Mentor Graphics. ModelSim User Manual, Version 5.8e Revision 1.108.
[15]
Synopsys Inc. PrimePower User Manual, Version X-2005.06.

Cited By

View all
  • (2011)Accelerating dynamic peak power analysis using an essential-signal-based methodologyProceedings of 2011 International Symposium on VLSI Design, Automation and Test10.1109/VDAT.2011.5783596(1-5)Online publication date: Apr-2011

Index Terms

  1. A path based modeling approach for dynamic power estimation

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSI
    March 2007
    626 pages
    ISBN:9781595936059
    DOI:10.1145/1228784
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 11 March 2007

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. power modeling
    2. thermal design power

    Qualifiers

    • Article

    Conference

    GLSVLSI07
    Sponsor:
    GLSVLSI07: Great Lakes Symposium on VLSI 2007
    March 11 - 13, 2007
    Stresa-Lago Maggiore, Italy

    Acceptance Rates

    Overall Acceptance Rate 312 of 1,156 submissions, 27%

    Upcoming Conference

    GLSVLSI '25
    Great Lakes Symposium on VLSI 2025
    June 30 - July 2, 2025
    New Orleans , LA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)1
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 27 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2011)Accelerating dynamic peak power analysis using an essential-signal-based methodologyProceedings of 2011 International Symposium on VLSI Design, Automation and Test10.1109/VDAT.2011.5783596(1-5)Online publication date: Apr-2011

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media