Forming N-detection test sets without test generation

Abstract

We describe a procedure for forming n-detection test sets for n>1 without applying a test generation procedure to target faults. The proposed procedure accepts a one-detection test set. It extracts test cubes for target faults from the one-detection test set, and merges the test cubes to obtain new test vectors. By extracting and merging different test cubes in different iterations of this process, an n-detection test set is obtained. Merging of test cubes does not require test generation or fault simulation. Fault simulation is required for extracting test cubes for target faults. We demonstrate that the resulting test set is as effective in detecting untargeted faults as an n-detection test set generated by a deterministic test generation procedure. We also discuss the application of the proposed procedure starting from a random test set (instead of a one-detection test set).

References

1. Benware, B., Schuermyer, C., Tamarapalli, N., Tsai, K.-H., Ranganathan, S., Madge, R., Rajski, J., and Krishnamurthy, P. 2003. Impact of multiple-detect test patterns on product quality. In Proceedings of the International Test Conference (Sept.). 1031--1040.
2. Chang, J. T.-Y., Tseng, C.-W., Li, C.-M. J., Purtell, M., and McCluskey, E. J. 1998. Analysis of pattern-dependent and timing-dependent failures in an experimental test chip. In Proceedings of the International Test Conference, 184--193.
3. Dworak, J., Grimaila, M. R., Lee, S., Wang, L.-C., and Mercer, M. R. 2000. Enhanced DO-RE-ME based defect level prediction using defect site aggregation-MPG-D. In Proceedings of the International Test Conference (Oct.). 930--939.
4. Grimaila, M. R., Lee, S., Dworak, J., Butler, K. M., Stewart, B., Balachandran, H., Houchins, B., Mathur, V., Park, J., Wang, L.-C., and Mercer, M. R. 1999. REDO---Random excitation and deterministic observation---First commercial experiment. In Proceedings of the VLSI Test Symposium. 268--274.
5. Ma, S. C., Franco, P., and McCluskey, E. J. 1995. An experimental chip to evaluate test techniques experiment results. In Proceedings of the International Test Conference. 663--672.
6. Pomeranz, I. and Reddy, S. M. 2001. Definitions of the numbers of detections of target faults and their effectiveness in guiding test generation for high defect coverage. In Proceedings of Conference on Design Automation and Test in Europe (Mar.). 504--508.
7. Reddy, S. M., Pomeranz, I., and Kajihara, S. 1997. Compact test sets for high defect coverage. IEEE Trans. Comput.-Aided Des., (Aug.), 923--930.
8. Tseng, C.-W. and McCluskey, E. J. 2001. Multiple-Output propagation transition fault test. In Proceedings of the International Test Conference. 358--366.
9. Venkataraman, S., Sivarag, S., Amyeen, E., Lee, S., Ojha, A., and Guo, R. 2004. An experimental study of n-detect scan ATPG patterns on a processor. In Proceedings of the 22nd VLSI Test Symposium (Apr.). 23--28.

Index Terms

• Hardware

  • Hardware test

  • Robustness