Integrated placement for mixed macro cell and standard cell designs

ABSTRACT

This paper presents an approach to the automatic placement of a combination of macro blocks and standard cells. Standard cells are partitioned into flexible virtual blocks during block placement and are later placed into the target area through an integrated optimization routine. Results for a number of examples are given, including those from standard placement benchmarks.

REFERENCES

• 1: K. Ueda, H. Kitazawa, and I. Harada, "CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design," IEEE Trans. on Computer-Aided Design, pp. 12-22, 1985.
• 2: S. McNeary, R. Putamnda, H. Riflcin, R. Robilard, and D. Smith, "VITAL: A Cell-Based ASIC Assembler," VLSI Systems Design, vol. VII, no. 11, pp. 22-30, November 1986.
• 3: R. Putatunda, D. Smith, M. Stebnisky, C. Puschak, and P. Patent, "VITAL: Fully Automatic Placement Strategies for Very Large Semicustom Designs," International Conference on Computer Design, pp. 434-439, 1988.
• 4: D. Jepsen and C. Gelatt, "'Macro Placement by Monte Carlo Annealing," International Conference on Computer Design, p. 495, 1983.
• 5: Carl Sechen, Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing, Proceedings of the 25th ACM/IEEE conference on Design automation, p.73-80, June 12-15, 1988, Atlantic City, New Jersey, United States
• 6: D. F. Wong , C. L. Liu, A new algorithm for floorplan design, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.101-107, July 1986, Las Vegas, Nevada, United States
• 7: S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by Simulated Annealing," Science, vol. 220, no. 4598, pp. 671-680, May 13, 1983.
• 8: S.R. White, "Concepts of Scale in Simulated Annealing," International Conference on Computer-Aided Design, pp. 646-651, 1984.
• 9: D.K. Ferry, "Interconnection Lengths and VLSI," IEEE Circuits and Devices Magazine, pp. 39-42, July 1985.
• 10: S. Hustin and A. Sangiovanni-Vincentelli, "Tim, a New Standard Cell Placement Program Based on the Simulated Annealing Algorithm," MCNC International Workshop on Placement and Routing, 1988.
• 11: M.D. Huang, F. Romeo, and A. Sangiovanni- Vincentelli, "'An Efficient Cooling Schedule for Simulated Annealing," international Conference on Computer-Aided Design, pp. 381-384, 1986.
• 12: C. Sechert and A. Sangiovanni-Vincentelli, "The Timberwolf Placement and Routing Package," IEEE Journal of Soild-State Circuits, vol. SC-20, no. 2, pp. 510-522, 1985.
• 13: C. Sechen, "'Macro-Cell Chip-Planning, Placement and Global Routing," in Vl~l Placement and Global Routing Using Simulated Annealing, pp. 93- 139, Kluwer Academic Publishers, 1988.
• 14: H. Cai, Connectivity biased channel construction and ordering for building-block layout, Proceedings of the 25th ACM/IEEE conference on Design automation, p.560-565, June 12-15, 1988, Atlantic City, New Jersey, United States
• 15: B. Eschermann, W. M. Dai, E. Kuh, and M. Pedram, "Hierarchical Placement for Macrocells: "A Meet in the Middle" Approach," International Conference on Computer-Aided Design, pp. 460- 463, 1988.

INDEX TERMS

Primary Classification:
  G. Mathematics of Computing
  G.1 NUMERICAL ANALYSIS

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Layout

General Terms:
Algorithms, Design