skip to main content
10.1145/1231996.1232038acmconferencesArticle/Chapter ViewAbstractPublication PagesispdConference Proceedingsconference-collections
Article

A methodology for interconnect dimension determination

Published: 18 March 2007 Publication History

Abstract

The determination of metal wire dimensions and inter-layer dielectric thicknesses has become increasingly important in recent times, as wire delays have begun to dominate transistor delays. In this paper, we propose metrics to guide the determination of these dimensions, along with results which describe the efficacy of these metrics. The first metric, which we refer to as cross-bar bandwidth(CBB), compares different wiring configurations in terms ofthe resulting bandwidth they can support in a square of unitsize. The second metric, called power-adjusted cross-bar bandwidth (PCBB), measures the bandwidth of a square, while accounting for the power consumed by the interconnect in the square. The application of these metrics suggests that the traditional approach (of fabricating interconnect of the finest pitch possible) may be sub-optimal with respect to either metric that we present. We have conducted our experiments for layers METAL1 through METAL4, although the approach is general and can be applied to the problem of determining interconnect dimensions for any layer. Without considering driver resistance, our approach yields up to 16% improvement in CBB and 19% improvement in PCBB. When drivers are modeled, the improvements are even greater.

References

[1]
"The International Technology Roadmap for Semiconductors." http://public.itrs.net/2003.
[2]
S. Khatri, R. Brayton, and A. Sangiovanni-Vincentelli, "A VLSI design methodology using a network of PLAs embedded in a regular layout fabric," Tech. Rep. UCB/ERL M99/50, Electronics Research Laboratory, University of California, Berkeley, May 1999.
[3]
A. Rubio, N. Itazaki, X. Xu, and K. Kinoshita, "An approach to the analysis and detection of crosstalk fauilts in digital VLSI circuits," IEEE Transactions of Computer-Aided design of integrated circuits and systems, vol13, pp387--95, March 1994.
[4]
V. Deodhar and J. Davis, "Optimization of throughput performance for low-power VLSI interconnects," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, pp308--318, March 2005.
[5]
J. Davis, V. De, and J. Meindl, "Optimal low power interconnect networks," in Digest of Technical Papers, Symposium on VLSI Technology, pp78--79, June 1996.
[6]
X. Li, J. Mao, H. Huang, and Y. Liu, "Global interconnect width and spacing optimization for latency, bandwidth and power dissipation," IEEE Transactions on Electron Devices vol. 52, pp. 2272--2279, October 2005.
[7]
"Physical Design Modelling and Verification Project (SPACE Project). "http://cas.et.tudelft.nl/research/space/html
[8]
W. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," J Applied Physics, vol19, pp55--63, January 1948.
[9]
Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," in Proc. of IEEE Custom Integrated Circuit Conference, pp201--204, Jun 2000. http://www-device.eecs.berkeley.edu/~ptm.
[10]
S. Khatri, A. Mehrotra, R. Brayton, A. Sangiovanni-Vincentelli, and R. Otten, "A novel VLSI layout fabric for deep sub-micron applications," in Proceedings of the Design Automation Conference, (New Orleans), June 1999.

Index Terms

  1. A methodology for interconnect dimension determination

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ISPD '07: Proceedings of the 2007 international symposium on Physical design
    March 2007
    206 pages
    ISBN:9781595936134
    DOI:10.1145/1231996
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 18 March 2007

    Permissions

    Request permissions for this article.

    Check for updates

    Qualifiers

    • Article

    Conference

    ISPD07
    Sponsor:
    ISPD07: International Symposium on Physical Design
    March 18 - 21, 2007
    Texas, Austin, USA

    Acceptance Rates

    Overall Acceptance Rate 62 of 172 submissions, 36%

    Upcoming Conference

    ISPD '25
    International Symposium on Physical Design
    March 16 - 19, 2025
    Austin , TX , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 182
      Total Downloads
    • Downloads (Last 12 months)2
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 17 Feb 2025

    Other Metrics

    Citations

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media