Exploring linear structures of critical path delay faults to reduce test efforts
Abstract
References
Index Terms
- Exploring linear structures of critical path delay faults to reduce test efforts
Recommendations
On test coverage of path delay faults
VLSID '96: Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile CommunicationWe propose a coverage metric and a two-pass test generation method for path delay faults in combinational logic circuits. The coverage is measured for each line with a rising and a falling transition. However, the test criterion is different from that ...
Path selection for transition path delay faults
We propose a path selection criterion to improve the coverage of small delay defects. Under this criterion, every line in the circuit is covered by one of the longest testable paths or subpaths that goes through it. Earlier criteria that considered only ...
Transition path delay faults: a new path delay fault model for small and large delay defects
We propose a new path delay fault model called the transition path delay fault model. This model addresses the following issue. The path delay fault model captures small extra delays, such that each one by itself will not cause the circuit to fail, but ...
Comments
Information & Contributors
Information
Published In

Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CAS: Circuits & Systems
- IEEE-CS: Computer Society
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Article
Conference
- SIGDA
- IEEE-CAS
- IEEE-CS
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 116Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in