skip to main content
10.1145/1233501.1233523acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
Article

Exploring linear structures of critical path delay faults to reduce test efforts

Published: 05 November 2006 Publication History

Abstract

It has been shown that the delay of a target path can be composed linearly of other path delays. If the later paths are robustly testable (with known delay values), the target path can then be validated through simple calculation. Yet, no decomposition process is available to find paths that satisfy the above property. In this paper, given a set of target critical paths, we propose a two-stage method to find a set of robust-testable paths (with smaller number than the original set). The first stage constructs a necessary subset for critical robust paths, and the second stage identifies remaining functional sensitizable segments and their corresponding composing robust paths. The experiments show that a large percentage (several benchmarks close to 100%, 75% on average) of critical paths can be covered for most circuits. All paths and coverage are verified to match the best possible results. The data also indicate that the remaining hard-to-test (functional sensitizable) paths actually result from only a few tens of segments in the circuit (except for one circuit, s35932). DfT technique can then be applied to these uncovered segments for full testability with small overheads.

References

[1]
A. Krstic and K.-T. Cheng, Delay Fault Testing for VLSI Circuits. Boston, MA: Kluwer Academic Publishers, 1998.
[2]
J. D. Lesser and J. J. Shedletsky, "An experimental delay test generator for lsi logic," IEEE Transactions on Computers, vol. 29, no. 3, pp. 235--248, Mar. 1980.
[3]
W. K. Lam, A. Saldanha, R. K. Brayton, and A. L. Sangiovanni-Vicentelli, "Delay fault coverage, test set size, and performance trade-offs," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 1, pp. 32--44, Jan. 1995.
[4]
M. Sharma and J. H. Patel, "Bounding circuit delay by testing a very small subset of paths," Proceedings of IEEE VLSI Test Symposium, pp. 333--341, Apr. 2000.
[5]
A. Krstic, K. T. Cheng, and S. T. Chakradhar, "Identification and Test Generation for Primitive Faults," Proceedings of IEEE International Test Conference, pp. 423--432, Oct. 1996.
[6]
R. Tekumalla and P. R. Menon, "Test Generation for Primitive Path Delay Faults in Combinational Circuits," Proceedings of IEEE/ACM International Conference on Computer-Aided Design, pp. 636--641, Nov. 1997.
[7]
M. Sivaraman and A. J. Strojwas, "Primitive Path Delay Fault Identification," pp. 95--100, Jan. 1997.
[8]
M. Sivaraman and A. J. Strojwas, A Unified Approach for Timing Verification and Delay Fault Testing. Boston, MA: Kluwer Academic Publishers, 1998.
[9]
L.-C. Wang, J.-J. Liou, and K.-T. Cheng, "Critical Path Selection for Delay Fault Testing Based Upon a Statistical Timing Model," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 11, pp. 1550--1565, Nov. 2004.
[10]
K. Fuchs, F. Fink, and M. H. Schulz, "Dynamite: An efficient automatic test pattern generation system for path delay faults," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, pp. 1323--1335, Oct. 1991.
[11]
K. T. Cheng and H. C. Chen, "Classification and identification of nonrobust untestable path delay faults," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 845--853, Aug. 1996.
[12]
U. Sparmann, D. Luxenburger, K. T. Cheng, and S. Reddy, "Fast identificationof robust dependent path delay faults," Proceedings of Design Automation Conference, pp. 119--125, June 1995.
[13]
"Octave: Interactive language for numerical computations," http://www.gnu.org/software/octave/.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
November 2006
147 pages
ISBN:1595933891
DOI:10.1145/1233501
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 November 2006

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

ICCAD06
Sponsor:

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 116
    Total Downloads
  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media