Article

Robust system level design with analog platforms

Authors:

F. De Bernardinis,

A. Sangiovanni VincentelliAuthors Info & Claims

ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design

Pages 334 - 341

https://doi.org/10.1145/1233501.1233569

Published: 05 November 2006 Publication History

Abstract

An approach to robust system level mixed signal design is presented based on analog platforms. The bottom-up characterization phase of platform components provides accurate performance models that export architectural constraints to the system level. From the one side, performance models can be affected by residual errors and usually do not consider process variations and modeling uncertainties. Conversely, behavioral models cannot match accurate circuit level simulations, so that during the mapping (exploration) process circuit configurations difficult to be realized may be obtained. We propose a methodology that extends techniques from optimization and design centering to system level analog design exploiting general, implicit architectural constraints to control the robustness of the solution. The approach allows quantitative extension of robust techniques to hierarchical designs. Its effectiveness is illustrated with the design of a pipeline A/D converter and a UMTS receiver front-end.

References

[1]

R. Brayton, G. Hachtel, and A. Sangiovanni-Vincentelli, "A Survey of Optimization Techniques for Integrated-Circuit Design," Proceedings of the IEEE, vol. 69, no. 10, pp. 1334--62, October 1981.

[2]

S. Director, "The Simplicial Approximation Approach to Design Centering," IEEE Transactions on Circuits and Systems, vol. 24, no. 7, pp. 363--72, July 1977.

[3]

K. Low and S. Director, "A New Methodology for the Design Centering of IC Fabrication Processes," IEEE Trans. on CAD, vol. 10, no. 7, pp. 895--903, 1991.

Digital Library

[4]

E. Ochotta, R. Rutenbar, and R. Carley, Synthesis of High Performance Circuits. Kluwer Academic Publishers, 1996.

Digital Library

[5]

G. Box and N. Draper, Empirical Model-Building and Response Surfaces. John Wiley, 1987.

Digital Library

[6]

F. De Bernardinis, P. Nuzzo, and A. Sangiovanni Vincentelli, "Mixed Signal Design Space Exploration through Analog Platforms," in Proc. IEEE/ACM DAC, 2005.

Digital Library

[7]

Y. Xu, K. Hsiung, X. Li, I. Nuasieda, S. Boyd, and L. Pileggi, "OPERA: OPtimization with Ellispoidal uncertainty for Robust Analog IC design," in Proc. IEEE/ACM DAC, 2005, pp. 632--637.

Digital Library

[8]

X. Li, J. Wang, L. Pileggi, T. Chen, and W. Chiang, "Performance-Centering optimization for System-Level Analog Design Exploration," in Proc. IEEE/ACM International Conference on CAD, 2005, pp. 421--428.

Digital Library

[9]

H. Chang et al., A Top-Down Constraint-Driven Design Methodology for Analog Integrated Circuits. Kluwer Academic Publishers, 1997.

[10]

H. Chang et al., "Top-Down, Constraint-Driven Methodology Based Generation of n-bit Interpolative Current Source D/A," in Proc. IEEE CICC, May 1994, pp. 369--372.

[11]

I. Vassiliou et al., "A Video Driver System designed using a Top-Down, Constraint-Driven Methodology," in Proc. IEEE/ACM International Conference on CAD, November 1996, pp. 463--468.

Digital Library

[12]

G. Van Der Plas, G. Gielen, and W. Sansen, A Computer-Aided Design and Synthesis Environment. Kluwer Academic Publishers, 2002.

Digital Library

[13]

S. Boyd and L. Vandenberghe, Convex Optimization. Cambridge University Press, 2004.

Digital Library

[14]

X. Li, P. Gopalakrishnan, Y. Xu, and L. Pileggi, "Robust Analog/RF Design with Projection-Based Posynomial Modeling," in Proc. IEEE/ACM International Conference on CAD, 2004, pp. 855--862.

Digital Library

[15]

H. Liu, A. Singhee, R. Rutenbar, and L. R. Carley, "Remembrance of Circuits Past: Macromodeling by Data Mining in Large Analog Design Spaces," in Proceedings of DAC, 2002.

Digital Library

[16]

T. Kiely and G. Gielen, "Performance Modeling of Analog Integrated Circuits using Least-Squares support vector machines," in Proc. of DATE, 2004.

Digital Library

[17]

F. De Bernardinis, M. Jordan, and A. Sangiovanni Vincentelli, "Support Vector Machines for Analog Circuit Performance Representation," in Proc. of DAC, June 2003.

Digital Library

[18]

G. Stehr, H. Graeb, and K. Antreich, "Analog Performance Space Exploration by Fourier-Motzkion Elimination with Application to Hierarchical Sizing," in Proc. of ICCAD, 2004.

Digital Library

[19]

W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery, Numerical Recipes in C. Cambridge University Press, 1992.

Digital Library

[20]

F. De Bernardinis, S. Gambini, F. Vincis, F. Svelto, R. Castello, and A. Sangiovanni Vincentelli, "Design Space Exploration for a UMTS Front-End Exploiting Analog platforms," in Proc. IEEE/ACM International Conference on CAD, November 2004.

Digital Library

[21]

I. Galton, "Digital Cancellation of D/A Converter Noise in Pipelined A/D Converters," IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 47, no. 3, pp. 185--196, March 2000.

[22]

B. Murmann and B. E. Boser, "A 12-bit 75-MS/s, Pipelined ADC Using Open-Loop Residue Amplification," IEEE Journal of Solid-State Circuits, vol. 38, no. 12, pp. 2040--2050, December 2003.

[23]

F. De Bernardinis, P. Nuzzo, and A. Sangiovanni Vincentelli, "Platform-based mixed signal design: Optimizing a high-performance pipelined ADC," Analog Integrated Circuit and Signal Processing, to be published.

Digital Library

[24]

P. Nuzzo, F. De Bernardinis, and P. Terreni, "Efficient polynomial inversion for the linearization of pipeline ADC," in Proc. of PRIME, 2006.

Cited By

Zhang LRaju SJames ADutta RFournier GLancry DChuan KChandrasekhar VFoo C(2022)Bayesian Deep Active Learning for Analog Circuit Performance Classification2022 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS48785.2022.9937416(3018-3022)Online publication date: 28-May-2022
https://doi.org/10.1109/ISCAS48785.2022.9937416
Nuzzo PSun XWu CBernardinis FSangiovanni-Vincentelli A(2010)A platform-based methodology for system-level mixed-signal designEURASIP Journal on Embedded Systems10.1155/2010/2615832010(4-4)Online publication date: 1-Jan-2010
https://dl.acm.org/doi/10.1155/2010/261583

Index Terms

Robust system level design with analog platforms
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)

Recommendations

System-Level Design of a Reconfigurable CT SD Modulator for Multi-Standard Wireless Applications
SBCCI '14: Proceedings of the 27th Symposium on Integrated Circuits and Systems Design

This paper reports the system-level design of a reconfigurable continuous-time sigma-delta modulator that is capable to perform the analog-to-digital conversion for GSM, LTE5 and WLAN wireless standards. The modulator architecture consists of a third-...
An assertion-based verification methodology for system-level design

In this paper, we integrate an assertion-based verification methodology with our object-oriented system-level synthesis methodology to address the problem of HW/SW co-verification. In this direction a system-level assertion language is defined. The ...
System-level Design of Single-bit Sigma-Delta Modulators Based on MSA and SNR Data Graphics
SBCCI '15: Proceedings of the 28th Symposium on Integrated Circuits and Systems Design

This paper presents a more comprehensive approach for the design of single-bit single-loop sigma-delta modulators, either in continuous or discrete-time domain. The approach is based on SNR and MSA data graphics generated for second-, third- and fourth-...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design

November 2006

147 pages

ISBN:1595933891

DOI:10.1145/1233501

General Chair:
Soha Hassoun
Tufts Univ., Medford, MA

Copyright © 2006 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CAS: Circuits & Systems
IEEE-CS: Computer Society

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 November 2006

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ICCAD06

Sponsor:

SIGDA
IEEE-CAS
IEEE-CS

ICCAD06: The International Conference on Computer-Aided Design 2006

November 5 - 9, 2006

California, San Jose

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
207
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)0

Reflects downloads up to 07 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Zhang LRaju SJames ADutta RFournier GLancry DChuan KChandrasekhar VFoo C(2022)Bayesian Deep Active Learning for Analog Circuit Performance Classification2022 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS48785.2022.9937416(3018-3022)Online publication date: 28-May-2022
https://doi.org/10.1109/ISCAS48785.2022.9937416
Nuzzo PSun XWu CBernardinis FSangiovanni-Vincentelli A(2010)A platform-based methodology for system-level mixed-signal designEURASIP Journal on Embedded Systems10.1155/2010/2615832010(4-4)Online publication date: 1-Jan-2010
https://dl.acm.org/doi/10.1155/2010/261583

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten