Article

Voltage island aware floorplanning for power and timing optimization

Authors:

Wan-Ping Lee,

Hung-Yi Liu,

Yao-Wen ChangAuthors Info & Claims

ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design

Pages 389 - 394

https://doi.org/10.1145/1233501.1233579

Published: 05 November 2006 Publication History

Get Access

Abstract

Power consumption is a crucial concern in nanometer chip design. Researchers have shown that multiple supply voltage (MSV) is an effective method for power consumption reduction. The underlying idea behind MSV is the trade-off between power saving and performance. In this paper, we present an effective voltage assignment technique based on dynamic programming. Given a netlist without reconvergent fanouts, the dynamic programming can guarantee an optimal solution for the voltage assignment. We then generate a level shifter for each net that connects two blocks in different voltage domains, and perform power-network aware floorplanning for the MSV design. Experimental results show that our floorplanner is very effective in optimizing power consumption under timing constraints.

References

[1]

Y.-C. Chang, Y.-W. Chang, G.-M. Wu, and S.-W. Wu, "B*-trees: A New Representation for Non-slicing Floorplans," Proc. DAC, pp. 458--463, 2000.

Digital Library

Google Scholar

[2]

T.-C. Chen and Y.-W. Chang, "Modern Floorplanning Based on Fast Simulated Annealing," Proc. ISPD, pp. 104--112, April 2005.

Digital Library

Google Scholar

[3]

K. Chaudhary and M. Pedram, "Computing the Area Versus Delay Trade-Off Curves in Technology Mapping," IEEE Trans. on Computer-Aided Design, vol. 14, Dec. 1995.

Digital Library

Google Scholar

[4]

J. Chang and M. Pedram, "Energy Minimization Using Multiple Supply Voltages," Proc. ISLPED, pp. 157--162, 1996.

Digital Library

Google Scholar

[5]

J. Chang and M. Pedram, "Energy Minimization Using Multiple Supply Voltages," IEEE Trans. on VLSI Systems, vol. 5, Dec 1997.

Digital Library

Google Scholar

[6]

M.-C. Wu and Y.-W. Chang, "Placement with Alignment and Performance Constraint Using the B*-tree Representation," Proc. ICCD, pp.568--571, 2004.

Digital Library

Google Scholar

[7]

A. B. Kahng, "Classical Floorplanning Harmful?" Proc. ISPD, pp. 207--213, April 2000.

Digital Library

Google Scholar

[8]

Kirkpatrick, Gelatt, and Vecchi, "Optimization by Simulated Annealing," Science, May 1983.

Google Scholar

[9]

S. H. Kulkarni, A. N. Srivastava, and D. Sylvester, "A New Algorithm for Improved VDD Assignment in Low Power Dual VDD Systems," Proc. ISLPED, pp. 200--205, 2004.

Digital Library

Google Scholar

[10]

R. Puri, L. Stok, J. Cohn, D. Kung, D. Pan, D. Sylvester, A. Srivastava, and S. Kulkarni, "Pushing ASIC Performance in a Power Envelope," Proc. DAC, pp.788--793, 2003.

Digital Library

Google Scholar

[11]

K. Usami and M. Horowitz, "Clustered Voltage Scaling Technique for Low-Power Design," Proc. ISLPED, pp.3--8, 1995.

Digital Library

Google Scholar

[12]

K. Usami, M. Igarashi, F. Minami, M. Ishikawa, M. Ichida, and K. Nogami, "Automated Low-Power Technique Exploiting Multiple Supply Voltages Applied to a Media Processor," IEEE Trans. on Solid-State Circuits, pp.463--472, 1998.

Crossref

Google Scholar

[13]

H. Wu, I. M. Liu, Martin D. F. Wong, and Y. Wang, "Post-Placement Voltage Island Generation Under Performance Requirement," Proc. ICCAD, pp.309--316, 2005.

Digital Library

Google Scholar

[14]

Y.-J. Yeh and S.-Y. Kuo, "An Optimization-Based Low-Power Voltage Scaling Technique Using Multiple Supply Voltage," Proc. ISCAS, pp.535--538, 2001.

Google Scholar

Cited By

View all

Chu ZXia YWang L(2016)Multi-supply voltage (MSV) driven SoC floorplanning for fast design convergenceIntegration, the VLSI Journal10.1016/j.vlsi.2015.09.00252:C(335-346)Online publication date: 1-Jan-2016
https://dl.acm.org/doi/10.1016/j.vlsi.2015.09.002
Liu JGuo J(2016)Energy efficient scheduling of real-time tasks on multi-core processors with voltage islandsFuture Generation Computer Systems10.1016/j.future.2015.06.00356:C(202-210)Online publication date: 1-Mar-2016
https://dl.acm.org/doi/10.1016/j.future.2015.06.003
Chu ZXia YWang LWang J(2016)Efficient power pad assignment for multi-voltage SoC and its application in floorplanningInternational Journal of Circuit Theory and Applications10.1002/cta.217844:8(1533-1550)Online publication date: 1-Aug-2016
https://dl.acm.org/doi/10.1002/cta.2178
Show More Cited By

Index Terms

Voltage island aware floorplanning for power and timing optimization
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)
  2. Hardware validation
2. Theory of computation
  1. Design and analysis of algorithms
    1. Algorithm design techniques
      1. Dynamic programming
    2. Approximation algorithms analysis
      1. Routing and network design problems

Recommendations

Voltage island-driven floorplanning
ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design

Energy efficiency has become one of the most important issues to be addressed in today's System-on-a-Chip (SoC) designs. One way to lower the power consumption is to reduce the supply voltage. Multi-supply voltage (MSV) is thus introduced to provide ...
Voltage-Island partitioning and floorplanning under timing constraints

Power consumption is a crucial concern in nanometer chip design. Researchers have shown that multiple supply voltage (MSV) is an effective method for power consumption reduction. The underlying idea behind MSV is the tradeoff between power saving and ...
Power-Gating Aware Floorplanning
ISQED '07: Proceedings of the 8th International Symposium on Quality Electronic Design

Power-gating is a technique for efficiently reducing leakage power by shutting off the idle blocks. However, the presence of power-gating may also introduce negative effects, which are not considered in the earlier design stages. Ignoring those effects ...

Comments

Information & Contributors

Information

Published In

ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design

November 2006

147 pages

ISBN:1595933891

DOI:10.1145/1233501

General Chair:
Soha Hassoun
Tufts Univ., Medford, MA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 November 2006

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ICCAD06

Sponsor:

SIGDA
IEEE-CAS
IEEE-CS

ICCAD06: The International Conference on Computer-Aided Design 2006

November 5 - 9, 2006

California, San Jose

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

46
Total Citations
View Citations
340
Total Downloads

Downloads (Last 12 months)6
Downloads (Last 6 weeks)0

Reflects downloads up to 07 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Chu ZXia YWang L(2016)Multi-supply voltage (MSV) driven SoC floorplanning for fast design convergenceIntegration, the VLSI Journal10.1016/j.vlsi.2015.09.00252:C(335-346)Online publication date: 1-Jan-2016
https://dl.acm.org/doi/10.1016/j.vlsi.2015.09.002
Liu JGuo J(2016)Energy efficient scheduling of real-time tasks on multi-core processors with voltage islandsFuture Generation Computer Systems10.1016/j.future.2015.06.00356:C(202-210)Online publication date: 1-Mar-2016
https://dl.acm.org/doi/10.1016/j.future.2015.06.003
Chu ZXia YWang LWang J(2016)Efficient power pad assignment for multi-voltage SoC and its application in floorplanningInternational Journal of Circuit Theory and Applications10.1002/cta.217844:8(1533-1550)Online publication date: 1-Aug-2016
https://dl.acm.org/doi/10.1002/cta.2178
Mahabadi AKhonsari AKhodabandeloo BNoori HMajidi A(2015)Critical path-aware voltage island partitioning and floorplanning for hard real-time embedded systemsIntegration, the VLSI Journal10.1016/j.vlsi.2014.05.00248:C(21-35)Online publication date: 1-Jan-2015
https://dl.acm.org/doi/10.1016/j.vlsi.2014.05.002
Xiang HQian HZhou CLin YYee FSullivan ALu P(2014)Row Based Dual-VDD Island Generation and PlacementProceedings of the 51st Annual Design Automation Conference10.1145/2593069.2593207(1-6)Online publication date: 1-Jun-2014
https://dl.acm.org/doi/10.1145/2593069.2593207
Chu ZXia YWang LCavallaro JZhang TJones ALi H(2014)Level shifter planning for timing constrained multi-voltage SoC floorplanningProceedings of the 24th edition of the great lakes symposium on VLSI10.1145/2591513.2591587(329-334)Online publication date: 20-May-2014
https://dl.acm.org/doi/10.1145/2591513.2591587
Wang KDong S(2014)Post-floorplanning power optimization for MSV-driven application specific NoC design2014 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2014.6865305(994-997)Online publication date: Jun-2014
https://doi.org/10.1109/ISCAS.2014.6865305
Chu ZXia YWang LWang J(2014)Efficient nonrectangular shaped voltage island aware floorplanning with nonrandomized searching engineMicroelectronics Journal10.1016/j.mejo.2014.01.00645:4(382-393)Online publication date: Apr-2014
https://doi.org/10.1016/j.mejo.2014.01.006
Demiriz ABagherzadeh NOzturk O(2014)Voltage island based heterogeneous NoC design through constraint programmingComputers and Electrical Engineering10.1016/j.compeleceng.2014.08.00540:8(307-316)Online publication date: 1-Nov-2014
https://dl.acm.org/doi/10.1016/j.compeleceng.2014.08.005
Chu ZXia YWang LWang J(2013)Voltage Drop Aware Power Pad Assignment and Floorplanning for Multi-voltage SoC DesignsProceedings of the 2013 International Conference on Computer-Aided Design and Computer Graphics10.1109/CADGraphics.2013.19(87-94)Online publication date: 16-Nov-2013
https://dl.acm.org/doi/10.1109/CADGraphics.2013.19
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Voltage island-driven floorplanning

Voltage-Island partitioning and floorplanning under timing constraints

Power-Gating Aware Floorplanning

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations