ParallAX: an architecture for real-time physics

ABSTRACT

Future interactive entertainment applications will featurethe physical simulation of thousands of interacting objectsusing explosions, breakable objects, and cloth effects. Whilethese applications require a tremendous amount of performanceto satisfy the minimum frame rate of 30 FPS, there is a dramatic amount of parallelism in future physics workloads.How will future physics architectures leverage parallelismto achieve the real-time constraint?.

We propose and characterize a set of forward-looking benchmarksto represent future physics load and explore the designspace of future physics processors. In response to thedemand of this workload, we demonstrate an architecturewith a set of powerful cores and caches to provide performancefor the serial and coarse-grain parallel components ofphysics simulation, along with a exible set of simple coresto exploit fine-grain parallelism. Our architecture combinesintelligent, application-aware L2 management with dynamiccoupling/allocation of simple cores to complex cores. Furthermore,we perform sensitivity analysis on interconnectalternatives to determine how tightly to couple these cores.

REFERENCES

• 1: HyperTransport 3.0 Spec. http://www.hypertransport.org/docs/tech/HT3pres.pdf.
• 2: PCIE Express Spec. http://www.pcisig.com/specifications/pciexpress/.
• 3: AGEIA. Physx product overview. www.ageia.com.
• 4: Jeff Andrews , Nick Baker, Xbox 360 System Architecture, IEEE Micro, v.26 n.2, p.25-37, March 2006 [doi>10.1109/MM.2006.45]
• 5: David Baraff. Physically Based Modeling: Principalsand Practice. SIGGRAPH Online Course Notes, 1997.
• 6: D. Chiou, P. Jain, S. Devadas, and L. Rudolph.Dynamic cache partitioning via columnization. In Proceedings of Design Automation Conference, 2000.
• 7: Open Dynamics Engine. http://www.ode.org/ode-latest-userguide.html.
• 8: Havok. http://www.havok.com/content/view/187/77.
• 9: John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
• 10: H. Peter Hofstee, Power Efficient Processor Architecture and The Cell Processor, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.258-262, February 12-16, 2005 [doi>10.1109/HPCA.2005.26]
• 11: T. Jakobsen. Advanced character physics using the fysix engine. www.gamasutra.com, 2001.
• 12: Ujval J. Kapasi , Scott Rixner , William J. Dally , Brucek Khailany , Jung Ho Ahn , Peter Mattson , John D. Owens, Programmable Stream Processors, Computer, v.36 n.8, p.54-62, August 2003 [doi>10.1109/MC.2003.1220582]
• 13: Christoforos Kozyrakis , David Patterson, Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 14: Christos Kozyrakis , David Patterson, Overcoming the limitations of conventional vector processors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 15: Francois Labonte , Peter Mattson , William Thies , Ian Buck , Christos Kozyrakis , Mark Horowitz, The Stream Virtual Machine, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.267-277, September 29-October 03, 2004 [doi>10.1109/PACT.2004.29]
• 16: Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002 [doi>10.1109/2.982916 ]
• 17: Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005 [doi>10.1145/1105734.1105747]
• 18: M. Matthias, B. Heidelberger, M. Hennix, and J. Ratcliff. Position based dynamics. In Proceedings of the 3rd Workshop in Virtual Reality Interactions and Physical Simulation, 2006.
• 19: Victor Moya , Carlos Gonzalez , Jordi Roca , Agustin Fernandez , Roger Espasa, Shader Performance Analysis on a Modern GPU Architecture, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.355-364, November 12-16, 2005, Barcelona, Spain [doi>10.1109/MICRO.2005.30]
• 20: M. Pharr and R. Fernando. GPU Gems 2. Pearson Education, 2005.
• 21: Parthasarathy Ranganathan , Sarita Adve , Norman P. Jouppi, Reconfigurable caches and their application to media processing, Proceedings of the 27th annual international symposium on Computer architecture, p.214-224, June 2000, Vancouver, British Columbia, Canada
• 22: P. Schmid and B. Topelt. Game over? core 2 duo knocks out athlon 64. http://www.tomshardware.com/2006/07/14/.
• 23: R. Sommefeldt. Nvidia g80: Architecture and gpu analysis. http://www.beyond3d.com/reviews/nvidia/g80--arch/.
• 24: V. Soteriou, N. Eisley, H. Wang, B. Li, and L. Peh. Polaris: A system-level roadmap for on-chip interconnection networks. In Proceedings of the 24th International Conference on Computer Design, 2006.
• 25: Harold S. Stone , John Turek , Joel L. Wolf, Optimal Partitioning of Cache Memory, IEEE Transactions on Computers, v.41 n.9, p.1054-1068, September 1992 [doi>10.1109/12.165388 ]
• 26: M. Taiji. Mdgrape-3 chip: a 165 gops application speciclsi for molecular dynamics simulations. In Hot Chips 16, 2004.
• 27: Thomas Y. Yeh , Petros Faloutsos , Glenn Reinman, Enabling real-time physics simulation in future interactive entertainment, Proceedings of the 2006 ACM SIGGRAPH symposium on Videogames, p.71-81, July 30-31, 2006, Boston, Massachusetts [doi>10.1145/1183316.1183326]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Multiple-instruction-stream, multiple-data-stream processors (MIMD)

Additional Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

General Terms:
Design, Performance

Keywords:
application specific processor, chip multiprocessor, interactive entertainment, physics based animation, real-time physics, stream processing