Comparing memory systems for chip multiprocessors

ABSTRACT

There are two basic models for the on-chip memory in CMP systems:hardware-managed coherent caches and software-managed streaming memory. This paper performs a direct comparison of the two modelsunder the same set of assumptions about technology, area, and computational capabilities. The goal is to quantify how and when they differ in terms of performance, energy consumption, bandwidth requirements, and latency tolerance for general-purpose CMPs. We demonstrate that for data-parallel applications, the cache-based and streaming models perform and scale equally well. For certain applications with little data reuse, streaming scales better due to better bandwidth use and macroscopic software prefetching. However, the introduction of techniques such as hardware prefetching and non-allocating stores to the cache-based model eliminates the streaming advantage. Overall, our results indicate that there is not sufficient advantage in building streaming memory systems where all on-chip memory structures are explicitly managed. On the other hand, we show that streaming at the programming model level is particularly beneficial, even with the cache-based model, as it enhances locality and creates opportunities for bandwidth optimizations. Moreover, we observe that stream programming is actually easier with the cache-based model because the hardware guarantees correct, best-effort execution even when the programmer cannot fully regularize an application's code.

References

1. S. V. Adve and K. Gharachorloo. Shared Memory Consistency Models: A Tutorial. IEEE Computer, 29(12):66--76, Dec. 1996.
2. V. Agarwal, M. S. Hrishikesh, S. W. Keckler, and D. Burger. Clock Rate versus IPC: the End of the Road for Conventional Microarchitectures. In Proceedings of the 27th Intl. Symp. on Computer Architecture, June 2000.
3. J. Ahn et al. Evaluating the Imagine Stream Architecture. In Proceedings of the 31st Intl. Symp. on Computer Architecture, May 2004.
4. J. Andrews and N. Backer. Xbox360 System Architecture. In Conf. Record of Hot Chips 17, Stanford, CA, Aug. 2005.
5. L. A. Barroso et al. Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In Proceedings of the 27th Intl. Symp. on Computer Architecture, Vancouver, Canada, June 2000.
6. I. Buck. GPU Computing: Programming a Massively Parallel Processor, Mar. 2005. Keynote presentation at the International Symposium on Code Generation and Optimization, San Jose, CA.
7. T. Chiueh. A Generational Algorithm to Multiprocessor Cache Coherence. In International Conference on Parallel Processing, pages 20--24, Oct. 1993.
8. D. Culler, J. P. Singh, and A. Gupta. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kauffman, 1999.
9. W. Dally et al. Merrimac: Supercomputing with Streams. In Proceedings of the 2003 Conf. on Supercomputing, Nov. 2003.
10. J. D. Davis, J. Laudon, and K. Olukotun. Maximizing CMP Throughput with Mediocre Cores. In Proceedings of the 14th Intl. Conf. on Parallel Architectures and Compilation Techniques, Sept. 2005.
11. M. Drake, H. Hoffmann, R. Rabbah, and S. Amarasinghe. MPEG-2 Decoding in a Stream Programming Language. In Proceedings of the 20th IEEE International Parallel & Distributed Processing Symposium, Rhodes Island (IPDPS), Apr. 2006.
12. W. Eatherton. The Push of Network Processing to the Top of the Pyramid, Oct. 2005. Keynote presentation at the Symposium on Architectures for Networking and Communication Systems, Princeton, NJ.
13. K. Fatahalian et al. Sequoia: Programming The Memory Hierarchy. In Supercomputing Conference, Nov. 2006.
14. T. Foley and J. Sugerman. KD-Tree Acceleration Structures for a GPU Raytracer. In Proceedings of the Graphics Hardware Conf., July 2005.
15. M. I. Gordon et al. A Stream Compiler for Communication-exposed Architectures. In Proceedings of the 10th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.
16. M. Gschwind et al. A Novel SIMD Architecture for the Cell Heterogeneous Chip-Multiprocessor. In Conf. Record of Hot Chips 17, Stanford, CA, Aug. 2005.
17. J. Gummaraju and M. Rosenblum. Stream Programming on General-Purpose Processors. In Proceedings of the 38th Intl. Symp. on Microarchitecture, Nov. 2005.
18. R. Ho, K. Mai, and M. Horowitz. The Future of Wires. Proceedings of the IEEE, 89(4), Apr. 2001.
19. R. Ho, K. Mai, and M. Horowitz. Efficient On-chip Global Interconnects, June 2003.
20. M. Horowitz and W. Dally. How Scaling Will Change Processor Architecture. In International Solid-State Circuits Conference, pages 132--133, Feb. 2004.
21. Independent JPEG Group. IJG's JPEG Software Release 6b, 1998.
22. D. Jani, G. Ezer, and J. Kim. Long Words and Wide Ports: Reinventing the Configurable Processor. In Conf. Record of Hot Chips 16, Stanford, CA, Aug. 2004.
23. N. Jayasena. Memory Hierarchy Design for Stream Computing. PhD thesis, Stanford University, 2005.
24. A. C. Klaiber and H. M. Levy. A Comparison of Message Passing and Shared Memory Architectures for Data Parallel Programs. In Proceedings of the 21th Intl. Symp. on Computer Architecture, Apr. 1994.
25. P. Kongetira. A 32-way Multithreaded Sparc Processor. In Conf. Record of Hot Chips 16, Stanford, CA, Aug. 2004.
26. R. Kumar, V. Zyuban, and D. M. Tullsen. Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling. In Proceedings of the 32nd Intl. Symp. on Computer Architecture, June 2005.
27. B. Lewis and D. J. Berg. Multithreaded Programming with Pthreads. Prentice Hall, 1998.
28. M. Li et al. ALP: Efficient Support for All Levels of Parallelism for Complex Media Applications. Technical Report UIUCDCS-R-2005-2605, UIUC CS, July 2005.
29. A. W. Lim, S.-W. Liao, and M. S. Lam. Blocking and Array Contraction Across Arbitrarily Nested Loops Using Affine Partitioning. ACM SIGPLAN Notices, 36(7):103--112, July 2001.
30. Y. Lin. A Programmable Vector Coprocessor Architecture for Wireless Applications. In Proceedings of the 3rd Workshop on Application Specific Processors, Sept. 2004.
31. M. Loghi and M. Pncino. Exploring Energy/Performance Tradeoffs in Shared Memory MPSoCs: Snoop-Based Cache Coherence vs. Software Solutions. In Proceedings of the Design Automation and Test in Europe Conf., Mar. 2005.
32. E. Machnicki. Ultra High Performance Scalable DSP Family for Multimedia. In Conf. Record of Hot Chips 17, Stanford, CA, Aug. 2005.
33. K. Mai et al. Smart Memories: a Modular Reconfigurable Architecture. In Proceedings of the 27th Intl. Symp. on Computer Architecture, June 2000.
34. MIPS32 Architecture For Programmers Volume II: The MIPS32 Instruction Set. MIPS Technologies, Inc., 2001.
35. A. Moshovos. RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence. In Proceedings of the 32nd Intl. Symp. on Computer Architecture, June 2005.
36. K. Sankaralingam. TRIPS: A Polymorphous Architecture for Exploiting ILP, TLP, and DLP. ACM Trans. Archit. Code Optim., 1(1):62--93, Mar. 2004.
37. J. Suh et al. A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-intensive Signal Processing Kernels. In Proceedings of the 30th Intl. Symp. on Computer Architecture, June 2003.
38. D. Tarjan, S. Thoziyoor, and N. P. Jouppi. CACTI 4.0. Technical Report HPL-2006-86, HP Labs, 2006.
39. M. Taylor et al. Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams. In Proceedings of the 31st Intl. Symp. on Computer Architecture, May 2004.
40. Tensilica Software Tools. http://www.tensilica.com/products/software.htm.
41. S. P. VanderWiel and D. J. Lilja. Data Prefetch Mechanisms. ACM Computing Surveys, 32(2):174--199, 2000.
42. D. Wang et al. DRAMsim: A Memory-System Simulator. SIGARCH Computer Architecture News, 33(4), 2005.
43. Z. Wang et al. Using the Compiler to Improve Cache Replacement Decisions. In Proceedings of the Conf. on Parallel Architectures and Compilation Techniques, Sept. 2002.
44. Z. Wang et al. Guided Region Prefetching: A Cooperative Hardware/Software Approach. In Proceedings of the 30th Intl. Symp. on Computer Architecture, June 2003.
45. T.-Y. Yeh. The Low-Power High-Performance Architecture of the PWRficient Processor Family. In Conf. Record of Hot Chips 17, Stanford, CA, Aug. 2005.

Index Terms

• Computer systems organization

  • Architectures

    • Parallel architectures

      • Multiple instruction, multiple data

• Computing methodologies

  • Parallel computing methodologies

    • Parallel programming languages

• Hardware

  • Integrated circuits

    • Semiconductor memory

      • Dynamic memory

• Software and its engineering

  • Software notations and tools

    • General programming languages

      • Language types

        • Parallel programming languages