Timing simulation of interconnected AUTOSAR software-components

ABSTRACT

AUTOSAR is a recent specification initiative which focuses on a model-driven architecture like methodology for automotive applications. However, needed engineering steps, or how-to-come from a logical to a technical architecture respectively implementation, are not well supported by tools, yet. In contrast, SystemC offers a comprehensive way to simulate, analyze, and verify software. Furthermore, it is even able to take the timing behavior of underlying hardware and communication paths into account. Already at a first glance, there are many similarities with respect to the modeling structure between the both concepts. Therefore, this paper discusses approaches on how to use SystemC during the design process of AUTOSAR-conform systems.

REFERENCES

• 1: AUTOSAR: http://www.autosar.org
• 2: M. Baumeister, P. Fuhrmann, F. Armbruster: Taking Concept Models from Standardization to Silicon; In FlexRay Special Edition, Hanser Automotive Electronics + Systems, 2005.
• 3: R. Bergamaschi: Transaction-Level Models for PowerPC and CoreConnect; 11th European SystemC Users Group Meeting, Munich, 2005.
• 4: Adam Donlin, Transaction level modeling: flows and use models, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden [doi>10.1145/1016720.1016742]
• 5: A. Donlin, A. Braun, A. Rose: SystemC for Design and Modeling of Programmable Systems; In Proc. of International Forum on Specification and Design Languages, Lille, 2004.
• 6: FlexRay: http://www.flexray.com/
• 7: Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
• 8: H. Heinecke, et al.: AUTOSAR - Current results and preparations for exploitation; 7th EUROFORUM conference "Software in the vehicle" Stuttgart, 2006.
• 9: H. Heinecke, et al.: AUTomotive Open System ARchitecture - An Industry-Wide Initiative to Manage the Complexity of Emerging Automotive E/E-Architectures; Convergence 2004, Detroit, 2004.
• 10: J. N. Ip, S. Swan: A Tutorial Introduction on the New SystemC Verification Standard; OSCI SCV Working Group, 2003.
• 11: M. Krause, O. Bringmann, W. Rosenstiel: A SystemC-based Software and Communication Refinement Framework for Distributed Embedded Systems; Proceedings of the 13th Workshop on Synthesis And System Integration of Mixed Information Technologies, Nagoya, 2006.
• 12: M. Krause, O. Bringmann, W. Rosenstiel: Target Software Generation: An Approach for Automatic Mapping of SystemC Specifications onto Real-Time Operating Systems; Design Automation for Embedded Systems, Volume 10, Issue 4, Springer, 2007.
• 13: MATLAB/Simulink: http://www.mathworks.com/
• 14: M. Pagel, M. Brörkens: Definition and Generation of Data Exchange Formats in AUTOSAR; Proceedings of the Second European Conference ECMDA-FA 2006.
• 15: P. Pop, P. Eles, Z. Peng: Analysis and Synthesis of Distributed Real-Time Embedded Systems; Kluwer Academic Publishers, Boston, 2004.
• 16: A. Rose, S. Swan, J. Pierce, J.-M. Fernandez: Transaction Level Modeling in SystemC; OSCI TLM Working Group, 2005.
• 17: T. Scharnhorst, et al.: AUTOSAR - Challenges and Achievements 2005; Electronic Systems for Vehicles 2005, VDI Congress, Baden-Baden, 2005.
• 18: A. Siebenborn , O. Bringmann , W. Rosenstiel, Communication Analysis for System-On-Chip Design, Proceedings of the conference on Design, automation and test in Europe, p.10648, February 16-20, 2004
• 19: A. Siebenborn , O. Bringmann , W. Rosenstiel, Worst-case performance analysis of parallel, communicating software processes, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado [doi>10.1145/774789.774798]
• 20: SPIRIT Schema Working Group Membership, IP-XACT Users Guide Version 1.4, 2005.
• 21: SystemC: http://www.systemc.org
• 22: UML Profile for AUTOSAR Version 1.0.1; AUTOSAR, 2006.
• 23: Alexander Viehl , Timo Schönwald , Oliver Bringmann , Wolfgang Rosenstiel, Formal performance analysis and simulation of UML/SysML models for ESL design, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany