Design and DfT of a high-speed area-efficient embedded asynchronous FIFO

ABSTRACT

Embedded First-In First-Out (FIFO) memories are increasingly used in many IC designs. We have created a new full-custom embedded ripple-through FIFO module with asynchronous read and write clocks. The implementation is based on a micropipeline architecture and is at least a factor two smaller than SRAM-based and standard-cell-based counterparts. This paper gives an overview of the most important design features of the new FIFO module and describes its test and design-for-test approach.

REFERENCES

• 1: Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005 [doi>10.1109/MDT.2005.99]
• 2: Jens Muttersbach , Thomas Villiger , Wolfgang Fichtner, Practical Design of Globally-Asynchronous Locally-Synchronous Systems, Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.52, April 02-06, 2000
• 3: I. E. Sutherland, Micropipelines, Communications of the ACM, v.32 n.6, p.720-738, June 1989 [doi>10.1145/63526.63532]
• 4: Ad M. G. Peeters. Single-Rail Handshake Circuits. PhD thesis, Eindhoven University of Technology, June 1996.
• 5: Jens Sparsø and Steve Furber, editors. Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers, Dordrecht, The Netherlands, September 2001.
• 6: MOUSETRAP: Ultra-High-Speed Transition-Signaling Asynchronous Pipelines, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.9, September 23-26, 2001
• 7: S. Schuster et al. Asynchronous Interlocked Pipelined CMOS Circuits Operating at 3.3--4.5 GHz. In Proceedings International Solid State Circuits Conference (ISSCC), pages 292--293, San Francisco, CA, USA, February 2000.
• 8: Ivan Sutherland , Scott Fairbanks, GasP: A Minimal FIFO Control, Proceedings of the 7th International Symposium on Asynchronous Circuits and Systems, p.46, March 11-14, 2001
• 9: Montek Singh , Steven M. Nowick, High-Throughput Asynchronous Pipelines for Fine-Grain Dynamic Datapaths, Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.198, April 02-06, 2000
• 10: Montek Singh , Steven M. Nowick, Fine-Grain Pipelined Asynchronous Adders for High-Speed DSP Applications, Proceedings of the IEEE Computer Society Annual Workshop on VLSI (WVLSI'00), p.111, April 27-28, 2000
• 11: S. Barbagallo , M. Lobetti Bodoni , D. Medina , G. de Blasio , M. Ferloni , F. Fummi , D. Sciuto, A Parametric Design of a Built-in Self-Test FIFO Embedded Memory, Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems, p.221, November 06-08, 1996
• 12: A. J. van de Goor , I. Schanstra , Y. Zorian, Functional test for shifting-type FIFOs, Proceedings of the 1995 European conference on Design and Test, p.133, March 06-09, 1995
• 13: Yervant Zorian , A. J. van de Goor , Ivo Schanstra, An Effective BIST Scheme for Ring-Address Type FIFOs, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.378-387, October 02-06, 1994
• 14: Cristian Grecu , Partha Pande , Baosheng Wang , Andre Ivanov , Res Saleh, Methodologies and Algorithms for Testing Switch-Based NoC Interconnects, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), p.238-246, October 03-05, 2005 [doi>10.1109/DFTVS.2005.45]
• 15: Robert C. Aitken, A Modular Wrapper Enabling High Speed BIST and Repair for Small Wide Memories, Proceedings of the International Test Conference on International Test Conference, p.997-1005, October 26-28, 2004
• 16: Jeff Rearick, Practical Scan Test Generation and Application for Embedded FIFOs, Proceedings of the 1999 IEEE International Test Conference, p.294, September 28-30, 1999
• 17: Feng Shi, Yiorgos Makris, Steven M. Nowick, and Montek Singh. Test Generation for Ultra-High-Speed Asynchronous Pipelines. In Proceedings IEEE International Test Conference (ITC), pages 1009--1018, Austin, TX, USA, November 2005.
• 18: Tobias Dubois , Erik Jan Marinissen , Mohamed Azimane , Paul Wielage , Erik Larsson , Clemens Wouters, Test quality analysis and improvement for an embedded asynchronous FIFO, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 19: Frans Beenker, Karel van Eerdewijk, Robert Gerritsen, Frank Peacock, and Max van der Star. Macro Testing: Unifying IC and Board Test. IEEE Design & Test of Computers, 3(4):26--32, December 1986.
• 20: Yervant Zorian , Erik Jan Marinissen , Sujit Dey, Testing embedded-core based system chips, Proceedings of the 1998 IEEE International Test Conference, p.130, October 18-22, 1998
• 21: Erik Jan Marinissen , Robert G. J. Arendsen , Gerard Bos , Hans Dingemanse , Maurice Lousberg , Clemens Wouters, A structured and scalable mechanism for test access to embedded reusable cores, Proceedings of the 1998 IEEE International Test Conference, p.284-293, October 18-22, 1998
• 22: Teresa McLaurin , Souvik Ghosh, ETM10 Incorporates Hardware Segment of IEEE P1500, IEEE Design & Test, v.19 n.3, p.8-13, May 2002
• 23: Francisco DaSilva, editor. IEEE Std 1500#8482;-2005, IEEE Standard Testability Method for Embedded Core-based Integrated Circuits. IEEE Standards Association, New York, NY, USA, August 2005.
• 24: Erik Jan Marinissen , Rohit Kapur , Maurice Lousberg , Teresa McLaurin , Mike Ricchetti , Yervant Zorian, On IEEE P1500's Standard for Embedded Core Test, Journal of Electronic Testing: Theory and Applications, v.18 n.4-5, p.365-383, August-October 2002
• 25: Nur A. Touba , Bahram Pouya, Testing Embedded Cores Using Partial Isolation Rings, Proceedings of the 15th IEEE VLSI Test Symposium (VTS'97), p.10, April 27-May 01, 1997
• 26: Erik Jan Marinissen , Yervant Zorian , Rohit Kapur , Tony Taylor , Lee Whetsel, Towards a Standard for Embedded Core Test: An Example, Proceedings of the 1999 IEEE International Test Conference, p.616, September 28-30, 1999