skip to main content
10.5555/1266366.1266603acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
Article

Interactive presentation: Hard- and software modularity of the NOVA MPSoC platform

Published: 16 April 2007 Publication History

Abstract

The Network-Optimized Versatile Architecture Platform (NOVA) encapsulates embedded cores, tightly and loosely coupled coprocessors, on-chip memories, and I/O interfaces by special sockets that provide a common packet passing and communication infrastructure. To ease the programming of the heterogeneous multiprocessor target for the application developer, a component based framework is used for describing packet processing applications in a natural and productive way. Leveraging identical application and hardware communication semantics, code generators and off-the-shelf tool chains can automate the software implementation process. Using a prototype with four processing cores we quantify the overhead of modularity and programmability for the platform.

References

[1]
M. K. Chen, X. F. Li, et al.: Shangri-La: Achieving High Performance from Compiled Network Applications while Enabling Ease of Programming, PLDI, June 2005
[2]
B. Chen, R. Morris: Flexible Control of Parallelism in a Multiprocessor PC Router, USENIX, June 2001
[3]
R. E. Gonzalez: Xtensa: a configurable and extensible processor, IEEE Micro, 20(2), Mar./Apr. 2000
[4]
M. Gries, C. Kulkarni, et al.: Comparing Analytical Modeling with Simulation for Network Processors, DATE, March 2003
[5]
K. Keutzer, S. Malik, et al.: System Level Design: Orthogonalization of Concerns and Platform-Based Design. IEEE Trans, on CAD of Int. Circuits and Systems, 19(12), Dec. 2000
[6]
E. Kohler, R. Morris, et al.: The Click modular router, ACM Transactions on Computer Systems, 18(3), August 2000
[7]
P. Paulin, C. Pilkington, E. Bensoudane: StepNP: A System-Level Exploration Platform for Network Processors, IEEE Design and Test of Computers, 19(6), Nov./Dec. 2002
[8]
C. Sauer, M. Gries, S. Sonntag: Modular Reference Implementation of an IP-DSLAM, ISCC, Spain, June 2005
[9]
C. Sauer, M. Gries, S. Sonntag: Modular Domain-Specific Implementation and Exploration Framework for Embedded Software Platforms, DAC, June 2005
[10]
N. Shah, W. Plishker, K. Keutzer: NP-Click: A Programming Model for the Intel IXP1200, Network Processor Design, vol. 2, Morgan Kaufmann, Nov. 2003
[11]
B. Wheeler, L. Gwennap: A Guide to Network Processors, 7th Edition, The Linley Group, Dec. 2005
[12]
Agilent Technologies: JTC 003: Mixed packet size throughput, Journal of Internet Test Methodologies, Sept. 2004

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DATE '07: Proceedings of the conference on Design, automation and test in Europe
April 2007
1741 pages
ISBN:9783981080124

Sponsors

Publisher

EDA Consortium

San Jose, CA, United States

Publication History

Published: 16 April 2007

Check for updates

Qualifiers

  • Article

Conference

DATE07
Sponsor:
  • EDAA
  • SIGDA
  • The Russian Academy of Sciences
DATE07: Design, Automation and Test in Europe
April 16 - 20, 2007
Nice, France

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25
Design, Automation and Test in Europe
March 31 - April 2, 2025
Lyon , France

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 162
    Total Downloads
  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 10 Feb 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media