A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM

ABSTRACT

We propose a novel Schmitt Trigger (ST) based fully differential 10 transistor SRAM (Static Random Access Memory) bitcell suitable for sub-threshold operation. The proposed Schmitt trigger based bitcell achieves 1.56X higher read static noise margin (SNM) (VDD = 400mV) compared to the conventional 6T cell. The robust Schmitt trigger based memory cell exhibits built in process variation tolerance that gives tight SNM distribution across the process corners. It utilizes fully differential operation and hence does not require any architectural changes from the present 6T architecture. At iso-area and iso-read-failure probability the proposed memory bitcell operates at a lower (175mV) VDD with 18% reduction in leakage and 50% reduction in read/write power compared to the conventional 6T cell. Simulation results show that the proposed memory bitcell retains data at a supply voltage of 150mV. Functional SRAM with the proposed memory bitcell is demonstrated at 160mV in 0.13μm CMOS technology.

References

1. H. Soeleman and K. Roy; "Ultra-low power digital subthreshold logic circuits," Proc. of International symposium on Low power Electronics and Design, pp. 94--96, 1998
2. N. Yoshinobu, H. Masahi, K. Takayuki and K. Itoh; "Review and future prospects of low-voltage RAM circuits," IBM journal of research and development, vol. 47, No. 5/6, pp. 525--552, 2003
3. A. Bhavnagarwala, X. Tang, and J. Meindl; "The impact of intrinsic device fluctuations on CMOS SRAM cell stability," IEEE Journal of Solid-State Circuits, vol. 36, pp. 658--665, April 2001.
4. S. Mukhopadhyay, H. Mahmoodi and K. Roy; "Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in Nanoscaled CMOS," IEEE Transactions on Computer Aided Design, pp 1859--1880, December 2005.
5. A. Raychowdhury, S. Mukhopadhyay and K. Roy; "A feasibility study of subthreshold SRAM across technology generations," Proc. of International Conference on Computer Design, pp. 417--422, October 2005
6. H. Kawaguchi, Y. Itaka and T.Sakurai; "Dynamic leakage cutoff scheme for low-voltage SRAMs," VLSI Circuit Symposium, pp.140--141, June 1998
7. S. Ghosh, S. Mukhopadhyay, K. Kim and K. Roy; "Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM," Proc. of 43rd Design Automation Conference, pp. 971--976, July 2006.
8. I. Carlson, S. Andersson, S. Natarajan and A. Alvandpour; "A High Density, Low Leakage, 5T SRAM for Embedded Caches," Proc. of 30th European Solid State Circuits Conference, pp. 215--218, September 2004
9. R. Aly, M. Faisal and A. Bayoumi; "Novel 7T sram cell for low power cache design," Proc. of IEEE SOC Conference, pp. 171--174, 2005.
10. L. Chang, D. Fried, J. Hergenrother, J. Sleight, R. Dennard, R. R. Montoye, L. Sekaric, S. McNab, W. Topol, C. Adams, K. Guarini and W. Haensch; "Stable SRAM Cell Design for the 32 nm Node and Beyond," Symposium on VLSI Technology, pp. 128--129, 2005
11. B. H. Calhoun and A. P. Chandrakasan; "A 256kb Sub-threshold SRAM in 65nm CMOS," Proc. of International Solid State Circuits Conference, pp. 628--629, February 2006
12. J. Chen, L. Clark and T. Chen; "An Ultra-Low-Power Memory With a Subthreshold Power Supply Voltage," IEEE Journal of Solid-State Circuits, vol. 41, pp. 2344--2353, October 2006
13. J. Rabaey, A. chandrakasan and B. Nikolic; "Digital Integrated Circuits: A Design perspective," 2nd edition, New Jersey, Prentice-Hall Inc., 2002.
14. E. Seevinck, F. List, and J. Lohstroh, "Static noise margin analysis of MOS SRAM cells," IEEE J. Solid-State Circuits, vol. SC-22, no. 5, pp. 748--754, Oct. 1987
15. B.H Calhoun and A.P. Chandrakasan; "Static noise margin variation for sub-threshold SRAM in 65-nm CMOS," IEEE Journal of Solid-State Circuits, vol. 41, pp. 1673--1679, July 2006
16. E. Grossar, M. Stucchi, K. Maex, and W. Dehaene; "Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies," IEEE Journal of Solid-State Circuits, vol. 41, pp. 2577--2588, Nov. 2006
17. W. Zhao et al., "New generation of Predictive Technology Model for sub-45nm design exploration," Proc. of International Symposium on Quality Electronics Design, pp. 585--590, 2006.
18. Predictive Technology Models: available online at http://www.eas.asu.edu/~ptm/
19. H. Qin, Y. Cao, D. Markovic, A. Vladimirescu and J. Rabaey; "SRAM leakage suppression by minimizing standby supply voltage," Proc. of International Symposium on Quality Electronic Design, pp. 55--60, March 2004.

Index Terms

• Hardware

  • Integrated circuits

    • Semiconductor memory