Power deregulation: eliminating off-chip voltage regulation circuitry from embedded systems

ABSTRACT

In battery-powered embedded systems, dedicated circuitry is used to convert stored energy into a form that can be directly used by processors. These power regulation devices seek to mask non-ideal aspects of the battery and present an ideal, fixed-voltage power source to the processor. However, this comes at a high price in terms of form factor, component cost, and energy efficiency. We describe and evaluate a new method for eliminating voltage regulation circuitry from battery-powered embedded systems. This method makes use of power gating, frequency scaling, and thread migration in chip-level multiprocessors to dynamically adjust to varying battery voltage. The key advantages of this approach are reduction in printed circuit board area (by 1/3 in many embedded applications) and the elimination of bulky unreliable discrete components such as electrolytic capacitors while maintaining similar battery lifespan. We have evaluated the power consumption, performance, and reliability implications of the proposed method using analytical techniques, power models, and detailed full-system simulation of numerous benchmarks from the ALPBench and MediaBench benchmark suites. For a number of battery technologies, the proposed technique holds the potential to eliminate power regulation circuitry and maintain battery lifespan while maintaining the same performance as systems using Buck-Boost voltage regulators.

REFERENCES

• 1: Linear Technology, LTC3713 Low Input Voltage, High Power, No RTM SENSE Synchronous Buck DC/DC Controller.
• 2: M. Singer, "PCs plagued by bad capacitors," CNET News.com, Nov. 2005.
• 3: B. Cole, "Tools help harness multicore power," EE Times, July 2005.
• 4: Gang Qu , Miodrag Potkonjak, Energy minimization with guaranteed quality of service, Proceedings of the 2000 international symposium on Low power electronics and design, p.43-49, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344196]
• 5: Mark C. Johnson , Kaushik Roy, Datapath scheduling with multiple supply voltages and level converters, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.3, p.227-248, July 1997 [doi>10.1145/264995.264997]
• 6: J. Chang , M. Pedram, Energy minimization using multiple supply voltages, Proceedings of the 1996 international symposium on Low power electronics and design, p.157-162, August 12-14, 1996, Monterey, California, United States
• 7: Salil Raje , Majid Sarrafzadeh, Variable voltage scheduling, Proceedings of the 1995 international symposium on Low power design, p.9-14, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224084]
• 8: Marcus T. Schmitz , Bashir M. Al-Hashimi, Considering power variations of DVS processing elements for energy minimisation in distributed systems, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada [doi>10.1145/500001.500060]
• 9: Crossbow, MPR-MIB User's Manual, June 2006.
• 10: Joseph Polastre , Robert Szewczyk , David Culler, Telos: enabling ultra-low power wireless research, Proceedings of the 4th international symposium on Information processing in sensor networks, April 24-27, 2005, Los Angeles, California
• 11: MSP430x1xx Family User's Guide, 2006, http://focus.ti.com.
• 12: Jiong Luo , Li-Shiuan Peh , Niraj Jha, Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.11150, March 03-07, 2003
• 13: Trevor Pering , Tom Burd , Robert Brodersen, The simulation and evaluation of dynamic voltage scaling algorithms, Proceedings of the 1998 international symposium on Low power electronics and design, p.76-81, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280790]
• 14: Atmel Inc., Atmel AVR ATmega128 Microcontroller User's Datasheet, 2004, http://www.atmel.com.
• 15: David H. Albonesi , Rajeev Balasubramonian , Steven G. Dropsho , Sandhya Dwarkadas , Eby G. Friedman , Michael C. Huang , Volkan Kursun , Grigorios Magklis , Michael L. Scott , Greg Semeraro , Pradip Bose , Alper Buyuktosunoglu , Peter W. Cook , Stanley E. Schuster, Dynamically Tuning Processor Resources with Adaptive Processing, Computer, v.36 n.12, p.49-58, December 2003 [doi>10.1109/MC.2003.1250883]
• 16: Ruchira Sasanka , Christopher J. Hughes , Sarita V. Adve, Joint local and global hardware adaptations for energy, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California
• 17: Intel, Feb. 2002, http://www.intel.com.
• 18: L. D. Smith, et al., "Power distribution system design methodology and capacitor selection for modern CMOS technology," IEEE Transactions on Advanced Packaging, vol. 22, no. 3, pp. 284--291, Aug. 1999.
• 19: M. C. Glass, "Battery electrochemical nonlinear/dynamic SPICE model," in Proc. Energy Conversion Engineering Conference, Aug. 1996, pp. 292--297.
• 20: A. G. Saidi, et al., "Performance validation of network-intensive workloads on a full-system simulator," University of Michigan, Tech. Rep., 2005.
• 21: Alpha 21164 Microprocessor: Hardware Reference Manual, Digital Equipment Corporation, August 1998. {Online}. Available: http://diital.com/semiconductor/alpha/alpha.html
• 22: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 23: M.-L. Li, et al., "The ALPbench benchmark suite for complex multimedia applications," in Int. Symp. Workload Characterization, Oct. 2005.
• 24: C. Lee, M. Potkonjak, and W. H. M. Smith, "Mediabench: A tool for evaluating and synthesizing multimedia and communications systems," http://cares.icsl.ucla.edu/MediaBench.
• 25: "MSSG MPEG2 encoder and decoder," MPEG Software Simulation Group, 1994. {Online}. Available: http://www.mpeg.org/MPEG/MSSG/
• 26: M. Li, et al., "ALP: Efficient support for all levels of parallelism for complex media," University of Illinois at Urbana-Champaign, Tech. Rep., July 2005.
• 27: D. Linden, Handbook of Batteries, 2nd ed. McGraw-Hill Book Company, NY, 1995.
• 28: C. A. Vincent and B. Scrosati, Modern Batteries, 2nd ed. John Wiley & Sons, England, 1997.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.4 Parallel Architectures
          Subjects: Mobile processors

Additional Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

General Terms:
Algorithms, Design, Performance

Keywords:
battery, chip multiprocessor, multimedia, power regulation