skip to main content
10.1145/1289927.1289956acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
Article

Block recycling schemes and their cost-based optimization in nand flash memory based storage system

Published:30 September 2007Publication History

ABSTRACT

Flash memory has many merits such as light weight, shock resistance, and low power consumption, but also has limitations like the erase-before-write property. To overcome such limitations and to use it efficiently as storage media in mobile systems, Flash memory based storage systems require special address mapping software called the FTL (Flash-memory Translation Layer). Like cleaning in Log-structured file system (LFS), the FTL often performs a merge operation for block recycling and its efficiency affects the performance of the storage system. To reduce the block recycling costs in NAND Flash memory based storage, we introduce another block recycling scheme that we call migration. Our cost-models and experimental results show that cost-based selection of merge or migration for each block recycling can decrease block recycling costs and, therefore, improve performance of Flash memory based storage systems. Also, we derive the macroscopic optimal migration/merge sequence minimizing block recycling costs for each migration/merge combination period. Experimental results show that the performance of Flash memory based storage can be further improved by the macroscopic optimization than the simple cost-based selection.

References

  1. 1G x 8Bit / 2G x 8Bit NAND Flash memory (K9L8G08U0M) Data Sheets, Samsung Electronics, Co., 2005.Google ScholarGoogle Scholar
  2. 512M x 8Bit / 256M x 16Bit NAND Flash Memory (K9K4Gxxx0M) Data Sheets, Samsung Electronics, Co., 2003.Google ScholarGoogle Scholar
  3. CF+ and CompactFlash Specification Revision 3.0, CompactFlash Association, 2004.Google ScholarGoogle Scholar
  4. Flash-Memory translation layer for NAND flash (NFTL), M-Systems.Google ScholarGoogle Scholar
  5. The MultiMediaCard System Summary, MMCA Technical Committee, 2005.Google ScholarGoogle Scholar
  6. Understanding the Flash Translation Layer (FTL) Specification, Intel Corporation, 1998.Google ScholarGoogle Scholar
  7. YAFFS (Yet Another Flash File System) Specification Version 0.3, http://www.aleph1.co.uk/yaffs/, 2002.Google ScholarGoogle Scholar
  8. Chiang, M.-L., Lee, P. C. H. and Chang, R.-C. Using Data Clustering to Improve Cleaning Performance for Flash Memory. Software: Practice and Experience, 29 (3). 267--290. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Chiang, M.-L., Lee, P. C. H. and Chang, R. C., Managing Flash Memory in Personal Communication Devices. in Proceedings of the 1997 International Symposium on Consumer Electronics (ISCE'97), (1997), 177--182.Google ScholarGoogle Scholar
  10. Gal, E. and Toledo, S. Algorithms and Data Structures for Flash Memories. ACM Computing Surveys, 37 (2). 138--163. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Gal, E. and Toledo, S., A Transactional Flash File System for Microcontrollers. in USENIX Annual Technical Conference, (2005), 89--104. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Kang, J.-U., Jo, H., Kim, J.-S. and Lee, J., A Superblock-based Flash Translation Layer for NAND Flash Memory. in Proceedings of the 6th ACM & IEEE International conference on Embedded software, (Seoul, 2006), 161--170. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Kawaguchi, A., Nishioka, S. and Motoda, H., A Flash-Memory Based File System. in Proceedings of the Winter 1995 USENIX Technical Conference, (1995), 155--164. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Kim, J., Kim, J. M., Noh, S. H., Min, S. L. and Cho, Y. A Space-efficient Flash Translation Layer for CompactFlash Systems. IEEE Transactions on Consumer Electronics, 28 (2). 366--375. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Lee, S.-W., Park, D.-J., Chung, T.-S., Lee, D.-H., Park, S. and Song, H.-J. A Log Buffer based Flash Translation Layer using Fully Associative Sector Translation. ACM Transactions on Embedded Computing Systems, 6 (1). Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Rosenblum, M. and Ousterhout, J. K. The Design and Implementation of a Log-Structured File System. ACM Transactions on Computer Systems, 10 (1). 26--52. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Woodhouse, D. JFFS: The Journaling Flash File System Ottawa Linux Symposium, 2001.Google ScholarGoogle Scholar

Index Terms

  1. Block recycling schemes and their cost-based optimization in nand flash memory based storage system

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      EMSOFT '07: Proceedings of the 7th ACM & IEEE international conference on Embedded software
      September 2007
      304 pages
      ISBN:9781595938251
      DOI:10.1145/1289927

      Copyright © 2007 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 30 September 2007

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • Article

      Acceptance Rates

      Overall Acceptance Rate60of203submissions,30%

      Upcoming Conference

      ESWEEK '24
      Twentieth Embedded Systems Week
      September 29 - October 4, 2024
      Raleigh , NC , USA

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader