Statistical analysis of RF circuits using combined circuit simulator-full wave field solver approach
Pages 11 - 17
Abstract
As technologies continue to shrink in size, modeling the effect of process variations on circuit performance is assuming profound significance. Process variations affect the on-chip performance of both active and passive components. This necessitates the inclusion of the effect of these variations on distributed interconnect structures in modeling overall circuit performance. In this work, first it is shown through field-solver simulations that larger process variations lead to non-Gaussian PDFs (Probability Density Functions) for the circuit equivalent parameters of distributed passives. Next, a method for accurate statistical analysis of coupled circuit-EM (Electromagnetic) systems without computing the equivalent circuit parameters of EM-modeled objects is demonstrated. This method also obviates the need to generate random variables representing the equivalent circuit parameters, from distributions which are correlated, non-Gaussian and non-closed-form. The proposed approach relies on application of the Response Surface (RS) methodology to the y-parameters of both the circuit and the distributed structures independently and expressing the eventual performance measures through a suitable combination of the y-parameters. The eventual performance measures are expressed through a hierarchical approach in terms of the underlying Gaussian random variables representing the process parameters. A rapid Response Surface Monte Carlo (RSMC) analysis on these derived response surfaces furnishes the PDFs and can also be used to predict the yield based on different qualifying criteria and objective functions.
References
[1]
Nassif, S. R., "Modeling and analysis of manufacturing variations," IEEE Conference on Custom Integrated Circuits, 2001, pp. 223--228.
[2]
Stefano Zanella, Alessandra Nardi, Andrea Neviani, Michele Quarantelli, Sharad Saxena, and Carlo Guardiani, "Analysis of the Impact of Process Variations on Clock Skew," IEEE Transactions On Semiconductor Manufacturing, Vol. 13, No. 4, November 2000, pp. 401--407.
[3]
Aseem Agarwal, David Blaauw, and Vladimir Zolotov, "Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations," International Conference on Computer-Aided Design, 2003.
[4]
Wang J., Ghanta P., and Vrudhula S., "Stochastic analysis of interconnect performance in the presence of process variations," IEEE/ACM International Conference on Computer Aided Design, 2004.
[5]
Soroush Abbaspour, Hanif Fatemi, and Massoud Pedram, "Non-gaussian statistical interconnect timing analysis," Design, Automation, and Test in Europe, 2006.
[6]
E. Felt, S. Zanella, C. Guardiani, and A. Sangiovanni-Vincentelli, "Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling," IEEE/ACM International Conference of Computer Aided Design, 1996.
[7]
Mutlu A. A., and Rahman M., "Statistical methods for the estimation of process variation effects on circuit operation," IEEE Transactions on Electronics Packaging Manufacturing, Vol. 28, Issue 4, October 2005, pp. 364--375.
[8]
Xin Li, Jiayong Le, P. Gopalakrishnan, and L. T. Pileggi, "Asymptotic probability extraction for non-normal distributions of circuit performance," IEEE/ACM International conference on Computer-aided design, 2004.
[9]
Matoglu E., Pham N., de Araujo D. N., Cases M., and Swaminathan M., "Statistical signal integrity analysis and diagnosis methodology for high-speed systems", IEEE Transactions on Advanced Packaging, Vol. 27, Issue 4, November 2004, pp. 611--629.
[10]
Mukherjee S., Swaminathan M., and Matoglu E. "Statistical analysis and diagnosis methodology for RF circuits in LCP substrates," IEEE Transactions on Microwave Theory and Techniques, Vol. 53, Issue 11, November 2005, pp. 3621--3630.
[11]
K. Umashankar, A. Taflove, and S. Rao, "Electromagnetic scattering by arbitrarily shaped three-dimensional homogeneous lossy dielectric objects," IEEE Transactions on Antennas and Propagation, Vol. 34(6), pp. 758--766, Jun 1986.
[12]
S. M. Rao, D. R. Wilton, and A. W. Glisson, "Electromagnetic scattering by surfaces of arbitrary shape," IEEE Transactions on Antennas Propagation, Vol. 30(3), May 1982, pp. 409--418.
[13]
Raymond H. Myers and Douglas C. Montgomery, "Response Surface Methodology: Process and Product Optimization Using Designed Experiments, 2nd Edition", Wiley-Interscience, 2002.
[14]
Nieuwoudt A., and Massoud Y., "Variability-Aware Multilevel Integrated Spiral Inductor Synthesis, "IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 25, No. 12, December 2006.
[15]
Guo L., Yu M., Chen Z., He H., and Zhang Y., "High Q Multilayer Spiral Inductor on Silicon Chip for 5--6 GHz", IEEE Electron Device Letters, Vol. 23, No. 8, August 2002.
[16]
X. Hu, J. White, and L. Daniel, "Analysis of conductor impedance over substrate using novel integration techniques," Proceedings of the Design Automation Conference, 2005.
[17]
Yong Zhan, and Sapatnekar S. S., "Optimization of integrated spiral inductors using sequential quadratic programming," Design, Automation and Test in Europe, 2004, Vol. 1, pp. 622--627.
[18]
Ashish Srivastava, Dennis Sylvester, and David Blaauw, "Statistical Analysis And Optimization for VLSI: Timing And Power," Springer, June 2005.
[19]
Thomas H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits", Cambridge University Press, 1998.
- Statistical analysis of RF circuits using combined circuit simulator-full wave field solver approach
Recommendations
Multiple-input logic circuit design using BiCMOS-based negative differential resistance circuits
We first propose an inverter circuit design using the negative differential resistance (NDR) circuit composed of the standard Si-based n-channel metal-oxide-semiconductor field-effect-transistor (NMOS) and SiGe-based heterojunction bipolar transistor (...
ONOFIC Pull-Up Approach in Domino Logic Circuits Using FinFET for Subthreshold Leakage Reduction
In this paper, ON/OFf logIC (ONOFIC) approach is applied in pull-up network of domino Fin Field-Effect Transistor (FinFET) gates. With this approach, 2-, 4-, 8- and 16-input OR gates are simulated with 32-nm FinFET technology node and compared with ...
Statistical analysis of subthreshold leakage current for VLSI circuits
We develop a method to estimate the variation of leakage current due to both intra-die and inter-die gate length process variability. We derive an analytical expression to estimate the probability density function (PDF) of the leakage current for ...
Comments
Information & Contributors
Information
Published In
Sponsors
- CEDA: Council on Electronic Design Automation
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CASS/CANDE
- IEEE-CS\DATC: IEEE Computer Society
Publisher
IEEE Press
Publication History
Published: 05 November 2007
Check for updates
Qualifiers
- Research-article
Conference
ICCAD07
Sponsor:
- CEDA
- SIGDA
- IEEE-CS\DATC
ICCAD07: The International Conference on Computer-Aided Design 2007
November 5 - 8, 2007
California, San Jose
Acceptance Rates
ICCAD '07 Paper Acceptance Rate 139 of 510 submissions, 27%;
Overall Acceptance Rate 457 of 1,762 submissions, 26%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 177Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in