research-article

Run-time adaptive on-chip communication scheme

Authors:

Mohammad Abdullah Al Faruque,

Jörg HenkelAuthors Info & Claims

ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design

Pages 26 - 31

Published: 05 November 2007 Publication History

Abstract

During run-time varying workloads and/or constraints in embedded systems require run-time adaptivity to provide a high degree of efficiency during any operation mode/scenario. Design time decisions can often only cover certain scenarios and fail in efficiency when hard-to-predict system scenarios occur. We are presenting the first approach of an adaptive on-chip communication scheme. It provides an adaptive routing/path allocation algorithm to meet a required level of QoS (guaranteed bandwidth). In our architecture adaptive runtime links are established by re-assigning buffer blocks on-demand. This adaptive buffer allocation scheme increases the buffer utilization and decreases the overall buffer use on an average of 42% in our case study analysis compared to a fixed buffer assignment strategy. The area overhead introduced by the adaptive scheme can be traded-off against the flexibility in order to select an available path and on-demand buffer allocation. We demonstrate the advantage by using various real world digital media applications and compare our approach to the state-of-the-art static on-chip communication schemes.

References

[1]

http://www.xvid.org/.

[2]

O. Babaoglu, G. Canright, A. Deutsch, G. A. D. Caro, F. Ducatelle, L. M. Gambardella, N. Ganguly, M. Jelasity, R. Montemanni, A. Montresor, and T. Urnes. "Design patterns from biology for distributed computing". ACM Trans. Auton. Adapt. Syst., 1(1):26--66, 2006.

Digital Library

[3]

L. Benini and G. D. Micheli. "Networks on Chips: a new SoC paradigm". Computer, 35(1):70--78, 2002.

Digital Library

[4]

C. Bobda and A. Ahmadinia. "Dynamic interconnection of reconfigurable modules on reconfigurable devices". IEEE Des. Test, 22(5):443--451, 2005.

Digital Library

[5]

E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. "QNoC: QoS architecture and design process for network on chip". J. Syst. Archit., 50(2--3):105--128, 2004.

Digital Library

[6]

J. Chan and S. Parameswaran. "NoCGEN: A template based reuse methodology for networks on chip architecture". VLSID '04: Proceedings of the 17th International Conference on VLSI Design, pages 717--720, 2004.

Digital Library

[7]

W. J. Dally and B. Towles. "Route packets, not wires: on-chip inteconnection networks". DAC '01: Proceedings of the 38th Conference on Design Automation, pages 684--689, 2001.

Digital Library

[8]

C. J. Glass and L. M. Ni. "Maximally fully adaptive routing in 2D meshes". Proceedings of the 1992 International Conference on Parallel Processing, I, Architecture:101--104, 1992.

[9]

P. Guerrier and A. Greiner. "A generic architecture for on-chip packet-switched interconnections". DATE '00: Proceedings of the conference on Design, Automation and Test in Europe, pages 250--256, 2000.

Digital Library

[10]

J. Henkel, W. Wolf, and S. Chakradhar. "On-chip networks: A scalable, communication-centric embedded system design paradigm". VLSID '04: Proceedings of the 17th International Conference on VLSI Design, pages 845--851, 2004.

Digital Library

[11]

R. Ho, K. Mai, and M. Horowitz. "The future of wires". Proceedings of the IEEE, pages 490--504, 2001.

[12]

P. Horn. "Autonomic computing: IBM's perspective on the state of information technology". IBM Corporation, 2001.

[13]

M. Hübner, M. Ullmann, L. Braun, A. Klausmann, and J. Becker. "Scalable application-dependent network on chip adaptivity for dynamical reconfigurable real-time systems". International Conference on Field Programmable Logic and Applications (FPL'04), pages 1037--1041, 2004.

[14]

R. Laddaga, M. L. Swinson, and P. Robertson. "Seeing clearly and moving forward". IEEE Intelligent Systems, 15(6):46--50, 2000.

Digital Library

[15]

G. Lipsa and A. Herkersdorf. "Towards a framework and a design methodology for autonomic SoC". ICAC '05: Proceedings of the Second International Conference on Automatic Computing, pages 391--392, 2005.

Digital Library

[16]

L. M. Ni and P. K. McKinley. "A survey of wormhole routing techniques in direct networks". Computer, 26(2):62--76, 1993.

Digital Library

[17]

U. Y. Ogras, J. Hu, and R. Marculescu. "Key research problems in NoC design: a holistic perspective". CODES+ISSS '05: Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pages 69--74, 2005.

Digital Library

[18]

P. Azad et. al. "Image-based markerless 3D human motion capture using multiple cues". International Workshop on Vision Based Human-Robot Interaction, 2006.

[19]

E. Rijpkema, K. G. W. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander. "Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip". DATE '03: Proceedings of the conference on Design, Automation and Test in Europe, pages 10350--10355, 2003.

Digital Library

[20]

V. Soteriou and L.-S. Peh. "Design-Space exploration of power-aware on/off interconnection networks". ICCD '04: Proceedings of the IEEE International Conference on Computer Design (ICCD'04), pages 510--517, 2004.

Digital Library

[21]

S. Vassiliadis and I. Sourdis. "FLUX networks: Interconnects on demand". Proc. of the Embedded Computer Systems: Architectures, Modeling and Simulation, pages 160--167, 2006.

[22]

P. Vellanki, N. Banerjee, and K. S. Chatha. "Quality-of-service and error control techniques for mesh-based network-on-chip architectures". Integr. VLSI J., 38(3):353--382, 2005.

Digital Library

[23]

Xilinx. "Virtex2 complete datasheets". http://www.xilinx.com/.

Cited By

Akbar RSafaei FModallalkar S(2016)A novel power efficient adaptive RED-based flow control mechanism for networks-on-chipComputers and Electrical Engineering10.1016/j.compeleceng.2015.09.02351:C(121-138)Online publication date: 1-Apr-2016
https://dl.acm.org/doi/10.1016/j.compeleceng.2015.09.023
Haghbayan MKanduri ARahmani ALiljeberg PJantsch ATenhunen HIvanov AMarculescu DPande PFlich JPattabiraman K(2015)MapProProceedings of the 9th International Symposium on Networks-on-Chip10.1145/2786572.2786589(1-8)Online publication date: 28-Sep-2015
https://dl.acm.org/doi/10.1145/2786572.2786589
Kornaros GPnevmatikatos D(2013)A survey and taxonomy of on-chip monitoring of multicore systems-on-chipACM Transactions on Design Automation of Electronic Systems10.1145/2442087.244208818:2(1-38)Online publication date: 11-Apr-2013
https://dl.acm.org/doi/10.1145/2442087.2442088
Show More Cited By

Recommendations

Scenario-based run-time adaptive MPSoC systems

The ever-increasing performance demand of modern embedded applications drives the development of multi-processor system-on-chip (MPSoC) systems in the embedded domain. Today's MPSoC-based products increasingly have to deal with multiple application ...
Design of adaptive communication channel buffers for low-power area-efficient network-on-chip architecture
ANCS '07: Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems

Network-on-Chip (NoC)architectures provide a scalable solution to the wire delay constraints in deep submicron VLSI designs. Recent research into the ptimization of NoC architectures has shown that the design of buffers in the NoC routers influences the ...
Accelerating communication in on-chip interconnection networks

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design

November 2007

933 pages

ISBN:1424413826

General Chair:
Georges Gielen
ESAT-MICAS, Katholieke Univ. Leuven, Leuven, Belgium

Sponsors

CEDA: Council on Electronic Design Automation
SIGDA: ACM Special Interest Group on Design Automation
IEEE CASS/CANDE
IEEE-CS\DATC: IEEE Computer Society

Publisher

IEEE Press

Publication History

Published: 05 November 2007

Check for updates

Qualifiers

Research-article

Conference

ICCAD07

Sponsor:

CEDA
SIGDA
IEEE-CS\DATC

ICCAD07: The International Conference on Computer-Aided Design 2007

November 5 - 8, 2007

California, San Jose

Acceptance Rates

ICCAD '07 Paper Acceptance Rate 139 of 510 submissions, 27%;

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

13
Total Citations
View Citations
309
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 07 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Akbar RSafaei FModallalkar S(2016)A novel power efficient adaptive RED-based flow control mechanism for networks-on-chipComputers and Electrical Engineering10.1016/j.compeleceng.2015.09.02351:C(121-138)Online publication date: 1-Apr-2016
https://dl.acm.org/doi/10.1016/j.compeleceng.2015.09.023
Haghbayan MKanduri ARahmani ALiljeberg PJantsch ATenhunen HIvanov AMarculescu DPande PFlich JPattabiraman K(2015)MapProProceedings of the 9th International Symposium on Networks-on-Chip10.1145/2786572.2786589(1-8)Online publication date: 28-Sep-2015
https://dl.acm.org/doi/10.1145/2786572.2786589
Kornaros GPnevmatikatos D(2013)A survey and taxonomy of on-chip monitoring of multicore systems-on-chipACM Transactions on Design Automation of Electronic Systems10.1145/2442087.244208818:2(1-38)Online publication date: 11-Apr-2013
https://dl.acm.org/doi/10.1145/2442087.2442088
Stuart MStensgaard MSparsø J(2011)The ReNoC Reconfigurable Network-on-ChipACM Transactions on Embedded Computing Systems10.1145/2043662.204366910:4(1-26)Online publication date: 1-Nov-2011
https://dl.acm.org/doi/10.1145/2043662.2043669
Ebi TAl Faruque MHenkel JGivargis TDonlin A(2010)NeuroNoCProceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis10.1145/1878961.1879002(223-230)Online publication date: 24-Oct-2010
https://dl.acm.org/doi/10.1145/1878961.1879002
Tedesco LRosa TClermidy FCalazans NMoraes FMartino JAraújo GOrailoglu AKlein F(2010)Implementation and evaluation of a congestion aware routing algorithm for networks-on-chipProceedings of the 23rd symposium on Integrated circuits and system design10.1145/1854153.1854178(91-96)Online publication date: 6-Sep-2010
https://dl.acm.org/doi/10.1145/1854153.1854178
Al Faruque MEbi THenkel JBenini LDe Micheli GAl-Hashimi BMueller W(2009)Configurable links for runtime adaptive on-chip communicationProceedings of the Conference on Design, Automation and Test in Europe10.5555/1874620.1874680(256-261)Online publication date: 20-Apr-2009
https://dl.acm.org/doi/10.5555/1874620.1874680
Samman FHollstein TGlesner M(2009)Networks-on-chip based on dynamic wormhole packet identity mapping managementVLSI Design10.1155/2009/9417012009(1-15)Online publication date: 1-Jan-2009
https://dl.acm.org/doi/10.1155/2009/941701
Stuart MStensgaard MSparsø JRosenstiel WWakabayashi K(2009)Synthesis of topology configurations and deadlock free routing algorithms for ReNoC-based systems-on-chipProceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis10.1145/1629435.1629500(481-490)Online publication date: 11-Oct-2009
https://dl.acm.org/doi/10.1145/1629435.1629500
Tedesco LClermidy FMoraes FRosenstiel WWakabayashi K(2009)A monitoring and adaptive routing mechanism for QoS traffic on mesh NoC architecturesProceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis10.1145/1629435.1629451(109-118)Online publication date: 11-Oct-2009
https://dl.acm.org/doi/10.1145/1629435.1629451
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten