skip to main content
10.5555/1326073.1326081acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
research-article

Using functional independence conditions to optimize the performance of latency-insensitive systems

Published: 05 November 2007 Publication History

Abstract

In latency-insensitive design shell modules are used to encapsulate system components (pearls) in order to interface them with the given latency-insensitive protocol and dynamically control their operations. In particular, a shell stalls a pearl whenever new valid data are not available on its input channels. We study how functional independence conditions (FIC) can be applied to the performance optimization of a latency-insensitive system by avoiding unnecessary stalling of their pearls. We present a novel circuit design of a generic shell template that can exploit FICs. We describe an automatic procedure for the logic synthesis of a FIC-shell instance that is only based on the analysis of the logic structure of its corresponding pearl and does not require any input from the designers. We implemented the proposed technique within the logic synthesis tool ABC and we use it to complete various experiments that demonstrate its performance benefits and limited overhead. In particular, we completed the semi-custom design of a system-on-chip (SoC), an ultra-wideband baseband transmitter, using a state-of-the-art 90nm technology process. To the best of our knowledge this represents the first report on the complete latency-insensitive design of a real-world SoC.

References

[1]
ABC: A system for sequential synthesis and verification. http://www.eecs.berkeley.edu/alanmi/abc/.
[2]
A. Agiwal and M. Singh. An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems. In Proceedings International Conference on Computer-Aided Design, pages 1006--1013, 2005.
[3]
M. Ampalam and M. Singh. Counterflow pipelining: Architectural support for preemption in asynchronous systems using anti-tokens. In Proceedings International Conference on Computer-Aided Design, pages 611--618, 2006.
[4]
A. Batra et al. Multi-band OFDM physical layer proposal for IEEE 802.15 task group 3a. IEEE P802.15-03/268r1-TG3a, Sept. 2003.
[5]
C. F. Brej and J. D. Garside. Early output logic using anti-tokens. In Proceedings International Workshop on Logic Synthesis, pages 302--309, 2003.
[6]
L. P. Carloni, K. L. McMillan, A. Saldanha, and A. L. Sangiovanni-Vincentelli. A methodology for "correct-by-construction" latency insensitive design. In Proceedings International Conference on Computer-Aided Design, pages 309--315, San Jose, CA, Nov. 1999. IEEE.
[7]
L. P. Carloni, K. L. McMillan, and A. L. Sangiovanni-Vincentelli. Theory of latency-insensitive design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(9):1059--1076, Sept. 2001.
[8]
L. P. Carloni and A. L. Sangiovanni-Vincentelli. Performance analysis and optimization of latency insensitive systems. In Proceedings of the Design Automation Conference, pages 361--367, June 2000.
[9]
L. P. Carloni and A. L. Sangiovanni-Vincentelli. Coping with latency in SOC design. IEEE Micro, 22(5):24--35, Sep-Oct 2002.
[10]
M. R. Casu and L. Macchiarulo. On-chip transparent wire pipelining. In Proceedings International Conference on Computer Design, pages 160--167, Oct. 2004.
[11]
V. Chandra, H. Schmit, A. Xu, and L. Pileggi. A power aware system level interconnect design methodology for latency-insensitive systems. In Proceedings International Conference on Computer-Aided Design, pages 275--282, 2004.
[12]
R. Collins and L. P. Carloni. Topology-based optimization of maximal sustainable throughput in a latency-insensitive system. In Proceedings of the Design Automation Conference, pages 410--416, June 2007.
[13]
M. C. Hansen, H. Yalcin, and J. P. Hayes. Unveiling the ISCAS-85 benchmarks: a case study in reverse engineering. IEEE Design and Test of Computers, 16(3):72--80, 1999.
[14]
S. Hassoun and C. J. Alpert. Optimal path routing in single and multiple clock domain systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(11):1580--1588, Nov. 2003.
[15]
J. Júlvez, J. Cortadella, and M. Kishinevsky. Performance analysis of concurrent systems with early evaluation. In Proceedings International Conference on Computer-Aided Design, pages 448--455, 2006.
[16]
C.-Y. Lee, H.-Y. Liu, and C.-C. Lin. SoC for COFDM wireless communications: Challenges and opportunities. In International Symposium on VLSI Design, Automation and Test, pages 1--4, 2006.
[17]
C.-H. Li, R. L. Collins, S. Sonalkar, and L. P. Carloni. Design, implementation, and validation of a new class of interface circuits for latency-insensitive design. In International Conference on Formal Methods and Models for Codesign (MEMOCODE), pages 13--22, 2007.
[18]
H.-Y. Liu, C.-C. Lin, Y.-W. Lin, C.-C. Chung, K.-L. Lin, W.-C. Chang, L.-H. Chen, H.-C. Chang, and C.-Y. Lee. A 480mb/s LDPC-COFDM-based UWB baseband transceiver. In ISSCC Digest of Technical Papers, volume 1, pages 444--609, 2005.
[19]
R. Lu and C. Koh. Performance optimization of latency insensitive systems through buffer queue sizing of communication channels. In Proceedings International Conference on Computer-Aided Design, pages 227--231, 2003.
[20]
R. Lu and C.-K. Koh. Performance analysis of latency-insensitive systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(3):469--483, Mar. 2006.
[21]
G. D. Micheli. Synthesis and Optimization of Digital Circuits. Electrical and Computer Engineering Series. McGraw-Hill Book Company, 1994.
[22]
V. Nookala and S. Sapatnekar. A method for correcting the functionality of a wire-pipelined circuit. In Proceedings of the Design Automation Conference, pages 574--575, June 2004.
[23]
R. R. Reese, M. A. Thornton, and C. Traver. A coarse-grain phased logic CPU. In Proceedings of the International Symposium on Asynchronous Circuits and Systems, pages 2--13, 2003.
[24]
R. R. Reese, M. A. Thornton, C. Traver, and D. Hemmendinger. Early evaluation for performance enhancement in phased logic. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(4):532--550, Apr. 2005.
[25]
M. Singh and M. Theobald. Generalized latency-insensitive systems for single-clock and multi-clock architectures. In Proceedings of the Conference on Design, Automation and Test in Europe, pages 1008--1013, 2004.

Cited By

View all
  • (2010)Elastic systemsProceedings of the Eighth ACM/IEEE International Conference on Formal Methods and Models for Codesign10.1109/MEMCOD.2010.5558639(149-158)Online publication date: 1-Jul-2010
  • (2009)Leveraging local intracore information to increase global performance in block-based design of systems-on-chipIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2008.200915728:2(165-178)Online publication date: 1-Feb-2009
  • (2008)Correct-by-construction microarchitectural pipeliningProceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design10.5555/1509456.1509558(434-441)Online publication date: 10-Nov-2008

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
November 2007
933 pages
ISBN:1424413826
  • General Chair:
  • Georges Gielen

Sponsors

Publisher

IEEE Press

Publication History

Published: 05 November 2007

Check for updates

Qualifiers

  • Research-article

Conference

ICCAD07
Sponsor:

Acceptance Rates

ICCAD '07 Paper Acceptance Rate 139 of 510 submissions, 27%;
Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025

Other Metrics

Citations

Cited By

View all
  • (2010)Elastic systemsProceedings of the Eighth ACM/IEEE International Conference on Formal Methods and Models for Codesign10.1109/MEMCOD.2010.5558639(149-158)Online publication date: 1-Jul-2010
  • (2009)Leveraging local intracore information to increase global performance in block-based design of systems-on-chipIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2008.200915728:2(165-178)Online publication date: 1-Feb-2009
  • (2008)Correct-by-construction microarchitectural pipeliningProceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design10.5555/1509456.1509558(434-441)Online publication date: 10-Nov-2008

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media