research-article

A self-adjusting clock tree architecture to cope with temperature variations

Authors:

Seda Ogrenci Memik,

Yehea IsmailAuthors Info & Claims

ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design

Pages 75 - 82

Published: 05 November 2007 Publication History

Abstract

Ensuring resilience against environmental variations is becoming one of the great challenges of chip design. In this paper, we propose a self adjusting clock tree architecture, SACTA, to improve chip performance and reliability in the presence of on-chip temperature variations. SACTA performs temperature dependent dynamic clock skew scheduling to prevent timing violations in a pipelined circuit. We present an automatic temperature adjustable skew buffer design, which enables the adaptive feature of SACTA. Furthermore, we propose an efficient and general optimization framework to determine the configuration of these special delay elements. Experimental results show that a pipeline supported by SACTA is able to prevent thermal induced timing violations within a significantly larger range of operating temperatures (enhancing the violation-free range by as much as 45°C).

References

[1]

Bota, S. A., et al. Within Die Thermal Gradient Impact on Clock Skew: A New Type of Delay-Fault Mechanism. in Int. Test Conf. 2004.

Digital Library

[2]

Horowitz, M., et al. Scaling, Power and the Future of CMOS. in Int. Electron Devices Meeting. 2005.

[3]

Nawale, V., et al. Optimal Useful Clock Skew Scheduling in the Presence of Variations Using Robust ILP Formulations. in Int. Conf. on Computer Aided Design. 2006.

Digital Library

[4]

Lee, S., et al. Reducing Pipeline Energy Demands with Local DVS and Dynamic Retiming. in Int. Symp. on Low Power Electronics and Design. 2004.

Digital Library

[5]

Fishburn, J. P., Clock Skew Optimization. IEEE Trans. on Computers, 1990. 39(7): p. 945--951.

Digital Library

[6]

Deoka, R. B., et al. A Graph-Theoretic Approach to Clock Skew Optimization. in Int. Symp. on Circuits and Systems. 1994.

[7]

Friedman, E. G., Clock Distribution Networks in Synchronous Digital Integrated Circuits. Proc. of the IEEE, 2001. 89(5): p. 665--692.

[8]

Sakurai, T., et al., Alpha-Power Law MOSFET Model and Its Application to CMOS Inverter Delay and Other Formulas. IEEE Journal of Solid-State Circuits, 1990. 25: p. 584--593.

[9]

Ku, J., et al., Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits. IEEE Trans. Very Large Scale Integration Systems, 2007. 15(8).

Digital Library

[10]

Cao, Y., et al. New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design. in Custom Integrated Circuit Conf. 2000.

[11]

Mathias, P. C., et al., Systolic Evaluation of Polynomial Expressions. IEEE Trans. on Computers, 1990. 39(5): p. 653--665.

Digital Library

[12]

Kim, C., et al. A Fast Digit-Serial Systolic Multiplier for Finite Field GF(2m). in Asia and South Pacific Design Automation Conf. 2005.

Digital Library

[13]

Iwamura, K., et al., A Design of Reed-Solomon Decoder with Systolic-Array Structure. IEEE Trans. on Computers, 1995. 44(1): p. 118--122.

Digital Library

[14]

Filanovsky, I. M., et al., Compensation of Mobility and Threshold Voltage Temperature Effects with Application in CMOS Circuits. IEEE Trans. on Circuit and Systems I, 2001. 48(7): p. 876--884.

[15]

Ahuja, R. K., et al., Network Flows: Theory, Algorithms, and Applications. 1993: Prentice Hall, New Jersey.

Digital Library

[16]

Wayne, K. D. A Polynomial Combinatorial Algorithm for Generalized Minimum Cost Flow. in Symp. on Theory of Computing. 1999.

Digital Library

Cited By

Kaneko MJones ALi HCoskun AMargala M(2015)A Novel Framework for Temperature Dependence Aware Clock Skew SchedulingProceedings of the 25th edition on Great Lakes Symposium on VLSI10.1145/2742060.2742073(367-372)Online publication date: 20-May-2015
https://dl.acm.org/doi/10.1145/2742060.2742073
Guthaus MWilke GReis R(2013)Revisiting automated physical synthesis of high-performance clock networksACM Transactions on Design Automation of Electronic Systems10.1145/2442087.244210218:2(1-27)Online publication date: 11-Apr-2013
https://dl.acm.org/doi/10.1145/2442087.2442102
Cho MPan DPuri RScheffer LPhillips JHu A(2010)Novel binary linear programming for high performance clock mesh synthesisProceedings of the International Conference on Computer-Aided Design10.5555/2133429.2133522(438-443)Online publication date: 7-Nov-2010
https://dl.acm.org/doi/10.5555/2133429.2133522
Show More Cited By

A self-adjusting clock tree architecture to cope with temperature variations
1. Hardware

Recommendations

Buffered Clock Tree Synthesis with Non-Zero Clock Skew Schedulingfor Increased Tolerance to Process Parameter Variations
Special issue on high performance clock distribution networks

An integrated top-down design system is presented in this paper for synthesizing clock distribution networks for application to synchronous digital systems. The timing behavior of a synchronous digital circuit is obtained from the register transfer level ...
Statistical clock tree routing for robustness to process variations
ISPD '06: Proceedings of the 2006 international symposium on Physical design

Advances in VLSI technology make clock skew more susceptible to process variations. Notwithstanding efficient zero skew routing algorithms, clock skew still limits post-manufacturing performance. Process-induced skew presents an ever-growing limitation ...
Type-matching clock tree for zero skew clock gating
DAC '08: Proceedings of the 45th annual Design Automation Conference

Clock skew minimization is always very important in the clock tree synthesis. Due to clock gating, the clock tree may include different types of logic gates, e.g., AND gates, OR gates, and buffer gates. If the logic gates at the same level are in ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design

November 2007

933 pages

ISBN:1424413826

General Chair:
Georges Gielen
ESAT-MICAS, Katholieke Univ. Leuven, Leuven, Belgium

Sponsors

CEDA: Council on Electronic Design Automation
SIGDA: ACM Special Interest Group on Design Automation
IEEE CASS/CANDE
IEEE-CS\DATC: IEEE Computer Society

Publisher

IEEE Press

Publication History

Published: 05 November 2007

Check for updates

Qualifiers

Research-article

Conference

ICCAD07

Sponsor:

CEDA
SIGDA
IEEE-CS\DATC

ICCAD07: The International Conference on Computer-Aided Design 2007

November 5 - 8, 2007

California, San Jose

Acceptance Rates

ICCAD '07 Paper Acceptance Rate 139 of 510 submissions, 27%;

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
235
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 07 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Kaneko MJones ALi HCoskun AMargala M(2015)A Novel Framework for Temperature Dependence Aware Clock Skew SchedulingProceedings of the 25th edition on Great Lakes Symposium on VLSI10.1145/2742060.2742073(367-372)Online publication date: 20-May-2015
https://dl.acm.org/doi/10.1145/2742060.2742073
Guthaus MWilke GReis R(2013)Revisiting automated physical synthesis of high-performance clock networksACM Transactions on Design Automation of Electronic Systems10.1145/2442087.244210218:2(1-27)Online publication date: 11-Apr-2013
https://dl.acm.org/doi/10.1145/2442087.2442102
Cho MPan DPuri RScheffer LPhillips JHu A(2010)Novel binary linear programming for high performance clock mesh synthesisProceedings of the International Conference on Computer-Aided Design10.5555/2133429.2133522(438-443)Online publication date: 7-Nov-2010
https://dl.acm.org/doi/10.5555/2133429.2133522
Long JMemik SDe Micheli GAl-Hashimi BMueller WMacii E(2010)Inversed temperature dependence aware clock skew scheduling for sequential circuitsProceedings of the Conference on Design, Automation and Test in Europe10.5555/1870926.1871326(1657-1660)Online publication date: 8-Mar-2010
https://dl.acm.org/doi/10.5555/1870926.1871326
Long JMemik SFix L(2008)Automated design of self-adjusting pipelinesProceedings of the 45th annual Design Automation Conference10.1145/1391469.1391523(211-216)Online publication date: 8-Jun-2008
https://dl.acm.org/doi/10.1145/1391469.1391523

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten