skip to main content
10.5555/1326073.1326121acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
research-article

Incremental learning approach and SAT model for Boolean matching with don't cares

Published: 05 November 2007 Publication History

Abstract

In this paper, we will propose an incremental learning approach to solve Boolean matching for incompletely specified functions. This approach can incrementally analyze current feasible partial mappings, detect and eliminate redundant manipulations in a proactive way. A new type of signature exploiting single variable symmetries is also given to reduce the searching space. Moreover, a SAT model of Boolean matching will be proposed to handle large Boolean functions. Through the utilization of these novel mechanisms, a drastic improvement on the performance of our Boolean matching algorithms are achieved. The experimental results demonstrate the effectiveness and efficiency of the proposed learning-based and SAT-based Boolean matching algorithms on many large benchmarking circuits.

References

[1]
J. Cong and Y. Hwang, "Boolean Matching for LUT-Based Logic Blocks with Application to Architecture Evaluation and Technology Mapping," IEEE Transactions on Computer-Aided Design, Vol. 20, No. 9, pp. 1077--1090, Sep. 2001.
[2]
A. Mishchenko, S. Chatterjee, and R. Brayton, "Improvements to Technology Mapping for LUT-Based FPGAs," IEEE Transactions on Computer-Aided Design, Vol. 26, No. 2, pp. 240--253, Feb. 2007.
[3]
F. Mailhot and G. D. Micheli, "Technology mapping using Boolean Matching and Don't Care Sets," in Proc. of the Conference on European Design Automation, pp. 212--216, 1990.
[4]
L. Benini and G. D. Micheli, "A Survey of Boolean Matching Techniques for Library Binding," ACM Trans. Design Automation of Electronic Systems, Vol. 2, No. 3, pp. 193--226, July 1997.
[5]
A. Abdollahi and M. Pedram, "A New Canonical Form for Fast Boolean Matching in Logic Synthesis and Verification," in Proc. of Design Automation Conference, pp. 379--384, June 2005.
[6]
K. H. Wang and T. Hwang, "Boolean Matching for Incompletely Specified Functions," IEEE Transaction on Computer-Aided-Design of Integrated Circuits and Systems, Vol. 16., No. 2., pp. 160--168, Febraruary, 1997.
[7]
J. P. Marques-Silva and K. A. Sakallah, "GRASP: A Search Algorithm for Propositional Satisfiability," IEEE Transactions on Computer-Aided Design, Vol. 48, No. 5, pp. 506--521, May 1999.
[8]
M. W. Moskewicz, C. F. Madigan, Y. Zhao, L. Zhang, and S. Malik, "Chaff: Engineering an Efficient SAT Solver," in Proc. of Design Automation Conference, pp. 530--535, June 2001.
[9]
J. P. Marques-Silva and K. A. Sakallah, "Boolean Satisfiability in Electronic Design Automation," in Proc. of Design Automation Conference, pp. 675--680, June 2000.
[10]
A. Ling, D. Singh, and S. Brown, "FPGA Technology Mapping: A Study of Optimality," in Proc. of Design Automation Conference, pp. 427--432, 2005.
[11]
S. Safarpour, A. Veneris, G. Baeckler, R. Yuan, "Efficient SAT-based Boolean Matching for FPGA Technology Mapping," in Proc. of Design Automation Conference, pp.466--471, July 2006.
[12]
J. Cong and K. Minkovich, "Improved SAT-Based Boolean Matching using Implicants for LUT-based FPGAs," in Proc. of Int. Symp. on FPGAs, pp.139--147, Feb., 2007.
[13]
J. Denzinger, M. Fuchs, C. Goller, and S. Schulz, "Learning from Previous Proof Experience: A Survey," AR-Report AR-99-4, TU München, 1999.
[14]
K. H. Wang and J. H. Chen, "Symmetry Detection for Incompletely Specified Functions," in Proc. of Design Automation Conference, pp.434--437, June 2004.

Cited By

View all
  • (2010)Boolean matching of function vectors with strengthened learningProceedings of the International Conference on Computer-Aided Design10.5555/2133429.2133555(596-601)Online publication date: 7-Nov-2010
  • (2010)BooMProceedings of the 47th Design Automation Conference10.1145/1837274.1837398(499-504)Online publication date: 13-Jun-2010
  • (2009)Simulation and SAT-based Boolean matching for large Boolean networksProceedings of the 46th Annual Design Automation Conference10.1145/1629911.1630016(396-401)Online publication date: 26-Jul-2009
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
November 2007
933 pages
ISBN:1424413826
  • General Chair:
  • Georges Gielen

Sponsors

Publisher

IEEE Press

Publication History

Published: 05 November 2007

Check for updates

Qualifiers

  • Research-article

Conference

ICCAD07
Sponsor:

Acceptance Rates

ICCAD '07 Paper Acceptance Rate 139 of 510 submissions, 27%;
Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025

Other Metrics

Citations

Cited By

View all
  • (2010)Boolean matching of function vectors with strengthened learningProceedings of the International Conference on Computer-Aided Design10.5555/2133429.2133555(596-601)Online publication date: 7-Nov-2010
  • (2010)BooMProceedings of the 47th Design Automation Conference10.1145/1837274.1837398(499-504)Online publication date: 13-Jun-2010
  • (2009)Simulation and SAT-based Boolean matching for large Boolean networksProceedings of the 46th Annual Design Automation Conference10.1145/1629911.1630016(396-401)Online publication date: 26-Jul-2009
  • (2008)Algorithms for maximum satisfiability using unsatisfiable coresProceedings of the conference on Design, automation and test in Europe10.1145/1403375.1403474(408-413)Online publication date: 10-Mar-2008

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media