A frequency-domain technique for statistical timing analysis of clock meshes
Pages 334 - 339
Abstract
We propose a frequency-domain modeling technique with applications on the statistical timing analysis of clock mesh/grid networks. Using transmission lines to model clock mesh edges, we express the means and (co)variances of the sink arrival times as polynomial functions of the arrival times of the input signals and the wire widths of the mesh edges, with up to second order accuracy. Experimental results show that the proposed frequency-domain statistical timing analysis technique is efficient and accurate. The relative mean error is less than 1% and relative variance error less than 3%.
References
[1]
Subodh M. Reddy, Gustavo R. Wilke, and Rajeev Murgai. Analyzing timing uncertainty in mesh-based clock architectures. In DATE '06: Proceedings of the conference on Design, automation and test in Europe, pages 1097--1102, 3001 Leuven, Belgium, Belgium, 2006. European Design and Automation Association.
[2]
Ying Liu, Lawrence T. Pileggi, and Andrzej J. Strojwas. Model order-reduction of rc(1) interconnect including variational analysis. In DAC '99: Proceedings of the 36th ACM/IEEE conference on Design automation, pages 201--206, New York, NY, USA, 1999. ACM Press.
[3]
Janet M. Wang, Omar A. Hafiz, and Jun Li. A linear fractional transform (lft) based model for interconnect parametric uncertainty. In DAC '04: Proceedings of the 41st annual conference on Design automation, pages 375--380, New York, NY, USA, 2004. ACM Press.
[4]
Peng Li, Frank Liu, Xin Li, Lawrence T. Pileggi, and Sani R. Nassif. Modeling interconnect variability using efficient parametric model order reduction. In DATE '05: Proceedings of the conference on Design, Automation and Test in Europe, pages 958--963, Washington, DC, USA, 2005. IEEE Computer Society.
[5]
Ashish Srivastava, Dennis Sylvester, and David Blaauw. Statistical Analysis and Optimization for VLSI: Timing and Power, pages 14--19. Springer-Verlag, 2005.
[6]
H. Chen, C. Yeh, G. Wilke, S. Reddy, H. Nguyen, W. Walker, and R. Murgai. A sliding window scheme for accurate clock mesh analysis. In ICCAD '05: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, pages 939--946, Washington, DC, USA, 2005. IEEE Computer Society.
[7]
Guoqing Chen and Eby G. Friedman. An RLC interconnect model based on fourier analysis. IEEE Transactions on Computer-Aided Design, 24(2):170--183, February 2005.
[8]
Charles Proteus Steinmetz. Die anwendung complexer grssen in der elektrotechnik. In Elektrotechnische Zeitschrift, pages 597--599, 1893.
[9]
David E. Johnson, Johnny R. Johnson, John L. Hilburn, and Peter D. Scott. Electric Circuit analysis, pages 328--351. Prentice Hall, 3rd ed edition, 1997.
[10]
Lizheng Zhang, Weijen Chen, Yuhen Hu, and Charlie Chung ping Chen. Statistical static timing analysis with conditional linear max/min approximation and extended canonical timing model. IEEE Transactions on Computer-Aided Design, 25(6):1183--1191, June 2006.
[11]
Hongliang Chang and Sachin S. Sapatnekar. Statistical timing analysis considering spatial correlations using a single pert-like traversal. In ICCAD '03: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, page 621, Washington, DC, USA, 2003. IEEE Computer Society.
[12]
Alan V. Oppenheim, Alan S. Willsky, S. Hamid, and S. Hamid Nawab. Signals and Systems. Prentice Hall, 2nd ed edition, 1996.
[13]
T. Tang and E. G. Friedman. Lumped versus distributed rc and rlc interconnect impedance. In Proc. IEEE Midwest Symp. Circuits System, pages 136--139, 2000.
[14]
A. R. Bergen and V. Vittal. Power system analysis. Prentice Hall, 2000.
[15]
Frank Warner. Foundations of Differentiable Manifolds and Lie Groups. Springer Science+Business Media, 1983.
[16]
James Munkres. Analysis on manifolds. Addison-Wesley, 1991.
[17]
Marcus J. Grote and Thomas Huckle. Parallel preconditioning with sparse approximate inverses. SIAM Journal on Scientific Computing, 18(3):838--853, 1997.
[18]
Paul Friedberg, Yu Cao, Jason Cain, Ruth Wang, Jan Rabaey, and Costas Spanos. Modeling within-die spatial correlation effects for process-design co-optimization. In ISQED '05: Proceedings of the 6th International Symposium on Quality of Electronic Design, pages 516--521, Washington, DC, USA, 2005. IEEE Computer Society.
Recommendations
Timing analysis including clock skew
Clock skew is an increasing concern for high-speed circuit designers. Circuit designers use transparent latches and skew-tolerant domino circuits to hide clock skew from the critical path and take advantage of shared portions of the clock network to ...
Latch modeling for statistical timing analysis
DATE '08: Proceedings of the conference on Design, automation and test in EuropeLatch based circuits are widely adopted in high performance circuits. But there is a lack of accurate latch models for doing timing analysis. In this paper, we propose a new latch delay model in the context of SSTA based on a new perspective of latch ...
Fast timing-model independent buffered clock-tree synthesis
DAC '10: Proceedings of the 47th Design Automation ConferenceIn high-performance synchronous chip design, a buffered clock tree with small clock skew is essential for improving clocking speed. Due to the insufficient accuracy of timing models for modern chip design, embedding simulation into a clock-tree ...
Comments
Information & Contributors
Information
Published In
Sponsors
- CEDA: Council on Electronic Design Automation
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CASS/CANDE
- IEEE-CS\DATC: IEEE Computer Society
Publisher
IEEE Press
Publication History
Published: 05 November 2007
Check for updates
Qualifiers
- Research-article
Conference
ICCAD07
Sponsor:
- CEDA
- SIGDA
- IEEE-CS\DATC
ICCAD07: The International Conference on Computer-Aided Design 2007
November 5 - 8, 2007
California, San Jose
Acceptance Rates
ICCAD '07 Paper Acceptance Rate 139 of 510 submissions, 27%;
Overall Acceptance Rate 457 of 1,762 submissions, 26%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 134Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in