skip to main content
10.5555/1326073.1326144acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
research-article

Timing budgeting under arbitrary process variations

Published: 05 November 2007 Publication History

Abstract

Timing budgeting under process variations is an important step in a statistical optimization flow. We propose a novel formulation of the problem where budgets are statistical instead of deterministic as in existing works. This new formulation considers the changes of both the means and variances of delays, and thus can reduce the timing violation introduced by ignoring the changes of variances. We transform the problem to a linear programming problem using a robust optimization technique. Our approach can be used in late-stage design where the detailed distribution information is known, and is most useful in early-stage design since our approach does not assume specific underlying distributions. In addition, with the help of block-level timing budgeting, our approach can reduce the timing pessimism. Our approach is applied to the leakage power minimization problem. The results demonstrate that our approach can reduce timing violation from 690ps to Ops, and the worst total leakage power by 17.50% on average.

References

[1]
H. Chang and S. Sapatnekar. Statisitical timing analysis considering spatial correlations using a single PERT-like traversal. In Proc. Intl. Conf. on Computer-Aided Design, pages 621--625, San Jose, CA, November 2003.
[2]
C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan. First-order incremental block-based statistical timing analysis. In Proc. of the Design Automation Conf., pages 331--336, San Diego, June 2004.
[3]
K. Chopra, S. Shah, A. Srivastava, D. Blaauw, and D. Sylvester. Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation. In Proc. Intl. Conf. on Computer-Aided Design, pages 1023--1028, 2005.
[4]
M. Guthaus, N. Venkateswaran, C. Visweswariah, and Z. Zolotov. Gate sizing using incremental parameterized statistical timing analysis. In Proc. Intl. Conf. on Computer-Aided Design, pages 1029--1036, 2005.
[5]
D. Sinha, N. Shenoy, and H. Zhou. Statistical gate sizing for timing yield optimization. In Proc. Intl. Conf. on Computer-Aided Design, pages 1037--1041, San Jose, CA, 2005.
[6]
M. Mani, A. Devgan, and M. Orshansky. An efficient algorithm for statistical minimization of total power under timing yield constraints. In Proc. of the Design Automation Conf., pages 309--314, Anaheim, CA, June 2005.
[7]
A. Davoodi and A. Srivastava. Variability driven gate sizing for binning yield optimization. In Proc. of the Design Automation Conf., pages 959--964, San Francisco, CA, USA, July 2006.
[8]
R. Chen and H. Zhou. Fast min-cost buffer insertion under process variations. In Proc. of the Design Automation Conf., pages 338--343, 2007.
[9]
V. Sundararajan, S. S. Sapatnekar, and K. K. Parhi. Fast and exact transistor sizing based on iterative relaxation. IEEE Transactions on Computer Aided Design, 21(5):568--581, 2002.
[10]
R. Chen and H. Zhou. Efficient algorithms for buffer insertion in general circuits based on network flow. In Proc. Intl. Conf. on Computer-Aided Design, pages 322--326, 2005.
[11]
S. Ghiasi, E. Bozorgzadeh, P.-K Huang, R. Jafari, and M. Sarrafzadeh. A unified theory of timing budget management. IEEE Transactions on Computer Aided Design, 25(11):2364--2375, November 2006.
[12]
J. D. Ma, C. F. Fang, R. A. Rutenbar, X. Xie, and D. S. Boning. Interval-valued statistical modeling of oxide chemical-mechanical polishing. In Proc. Intl. Conf. on Computer-Aided Design, pages 141--148, San Jose, CA, 2005.
[13]
A. Singhee, C. F. Fang, J. D. Ma, and R. A. Rutenbar. Probabilistic interval-valued computation: toward a practical surrogate for statistics inside cad tools. In Proc. of the Design Automation Conf., pages 167--172, San Francisco, CA, USA, July 2006.
[14]
W.-S. Wang, V. Kreinovich, and M. Orshansky. Statistical timing based on incomplete probabilistic descriptions of parameter uncertainty. In Proc. of the Design Automation Conf., pages 161--166, San Francisco, CA, USA, July 2006.
[15]
W.-S. Wang and M. Orshansky. Robust estimation of parametric yield under limited descriptions of uncertainty. In Proc. Intl. Conf. on Computer-Aided Design, pages 884--890, San Jose, California, November 2006.
[16]
D. Bertsimas and M. Sim. Robust discrete optimization and network flows. Mathematical Programming B, 98:49--71, 2003.
[17]
M. Mani and M. Orshansky. A new statistical optimization algorithm for gate sizing. In Proc. Intl. Conf. on Computer Design, pages 272--277, San Jose, CA, October 2004.
[18]
MOSEK. Mosek aps optimization software. http://www.mosek.com.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
November 2007
933 pages
ISBN:1424413826
  • General Chair:
  • Georges Gielen

Sponsors

Publisher

IEEE Press

Publication History

Published: 05 November 2007

Check for updates

Qualifiers

  • Research-article

Conference

ICCAD07
Sponsor:

Acceptance Rates

ICCAD '07 Paper Acceptance Rate 139 of 510 submissions, 27%;
Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 127
    Total Downloads
  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media