Timing budgeting under arbitrary process variations
Abstract
References
Recommendations
Timing model extraction for sequential circuits considering process variations
ICCAD '09: Proceedings of the 2009 International Conference on Computer-Aided DesignAs semiconductor devices continue to scale down, process variations become more relevant for circuit design. Facing such variations, statistical static timing analysis is introduced to model variations more accurately so that the pessimism in ...
Statistical clock skew analysis considering intradie-process variations
With shrinking cycle times, clock skew has become an increasingly difficult and important problem for high performance designs. Traditionally, clock skew has been analyzed using case-files which cannot model intradie-process variations and hence result ...
Timing Uncertainty in 3-D Clock Trees Due to Process Variations and Power Supply Noise
Clock distribution networks are affected by different sources of variations. The resulting clock uncertainty significantly affects the frequency of a circuit. To support this analysis, a statistical model of skitter, which consists of clock skew and ...
Comments
Information & Contributors
Information
Published In
Sponsors
- CEDA: Council on Electronic Design Automation
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CASS/CANDE
- IEEE-CS\DATC: IEEE Computer Society
Publisher
IEEE Press
Publication History
Check for updates
Qualifiers
- Research-article
Conference
- CEDA
- SIGDA
- IEEE-CS\DATC
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 127Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in