Efficient path delay test generation based on stuck-at test generation using checker circuitry
Pages 418 - 423
Abstract
This paper proposes an approach to non-robust and functionally sensitizable path delay test generation through stuck-at test generation. In this approach, to generate two-pattern tests for path delay faults in a combinational circuit, checker circuitry is constructed which is composed of logic gates corresponding to the mandatory assignments for detecting the faults. This checker circuitry allows us to use any existing combinational stuck-at test generation tool. Since today's stuck-at test generation tools reach a mature level, the proposed approach can efficiently solve the path delay test generation problem for combinational circuits. Experimental results show that the approach can speed up path delay test generation and can improve fault efficiency. This paper also discusses how a scan circuit and the issues of over-testing and test power are handled in the proposed test generation framework.
References
[1]
G. L. Smith, "Model for delay faults based upon paths," Int. Test Conf., pp. 342--349, 1985.
[2]
C. J. Lin and S. M. Reddy, "On delay fault testing in logic circuits," IEEE Trans. on CAD, Vol. CAD-6, No. 5, pp. 694--703, Sep. 1987.
[3]
S. Patil and S. M. Reddy, "A test generation system for path delay faults," Proc. Int. Conf. on Comp. Design, pp. 40--43, 1989.
[4]
K. Fuchs, F. Fink and M. H. Schulz, "DYNAMITE: an efficient automatic test pattern generation system for path delay faults," IEEE Trans. on CAD, Vol. 10, No. 9, pp. 1323--1335, Oct. 1991.
[5]
A. Saldanha, R. K. Brayton and A. L. Sangiovanni-Vincentelli, "Equivalence of robust delay-fault and single stuck-fault test generation," Proc. Design Automation Conference, pp. 173--176, 1992.
[6]
M. A. Gharaybeh, M. L. Bushnell and V. D. Agrawal, "Classification and Test Generation for path-delay faults using single stuck-at fault tests," Journal of Electronic Testing: Theory and Application, Vol. 11, No. 1, pp. 55--67, Aug. 1997.
[7]
S. Ohtake, K. Ohtani and H. Fujiwara, "A method of test generation for path delay faults using stuck-at fault test generation algorithms," Proc. Design, Automation and Test in Europe, pp. 310--315, 2003.
[8]
D. Xiang, K. Li, H. Fujiwara and J. Sun, "Generating compact robust and non-robust tests for complete coverage of path delay faults based on stuck-at tests," Proc. 24th IEEE International Conference on Computer Design, pp. 446--451, 2006.
[9]
A. Krstić and K.-T. Cheng, Delay fault testing for VLSI circuits, Kluwer Academic Publishers, 1998.
[10]
B. I. Dervisoglu and G. E. Stong, "Design for testability: using scanpath techniques for path-delay test and measurement," Proc. International Test Conference, pp. 365--374, 1991.
[11]
J. Savir and S. Patil, "Broad-side delay test," IEEE Trans. on CAD, Vol. 13, No. 8, pp. 1057--1064, Aug. 1994.
[12]
J. Savir and S. Patil, "Scan-based transition test," IEEE Trans. on CAD, Vol. 12, No. 8, pp. 1232--1241, Aug. 1993.
[13]
H. C. Liang, C. L. Lee and J. E. Chen, "Invalid state identification for sequential circuit test generation," Proc. Asian Test Symposium, pp. 10--15, 1996.
[14]
International technology roadmap for semiconductors, http://public.itrs.net/, 2005.
[15]
P. Girard, "Survey of low-power testing of VLSI circuits," IEEE Design and Test of Computers, Vol. 19, No. 3, pp. 82--92, May 2002.
- Efficient path delay test generation based on stuck-at test generation using checker circuitry
Recommendations
A Method of Test Generation fo Path Delay Faults Using Stuck-at Fault Test Generation Algorithms
DATE '03: Proceedings of the conference on Design, Automation and Test in Europe - Volume 1In this paper, we propose a test generation method for non-robust path delay faults using stuck-at fault test generation algorithms. In our method, we first transform an original combinational circuit into a circuit called a partial leaf-dag using path-...
Functional test generation for path delay faults
ATS '95: Proceedings of the 4th Asian Test SymposiumWe present a novel test generation technique for path delay faults, based on the growth (G) and disappearance (D) faults of programmable logic arrays (PLA). The circuit is modeled as a PLA that is prime and irredundant with respect to every output. ...
An efficient automatic test generation system for path delay faults in combinational circuits
VLSID '95: Proceedings of the 8th International Conference on VLSI DesignThe new test pattern generation system for path delay faults in combinational logic circuits considers robust and nonrobust tests, simultaneously. Once a robust test is obtained for a path with a given transition, another test for the same path with the ...
Comments
Information & Contributors
Information
Published In
Sponsors
- CEDA: Council on Electronic Design Automation
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CASS/CANDE
- IEEE-CS\DATC: IEEE Computer Society
Publisher
IEEE Press
Publication History
Published: 05 November 2007
Check for updates
Qualifiers
- Research-article
Conference
ICCAD07
Sponsor:
- CEDA
- SIGDA
- IEEE-CS\DATC
ICCAD07: The International Conference on Computer-Aided Design 2007
November 5 - 8, 2007
California, San Jose
Acceptance Rates
ICCAD '07 Paper Acceptance Rate 139 of 510 submissions, 27%;
Overall Acceptance Rate 457 of 1,762 submissions, 26%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 95Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in