research-article

Timing variation-aware high-level synthesis

Authors:

Taewhan KimAuthors Info & Claims

ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design

Pages 424 - 428

Published: 05 November 2007 Publication History

Abstract

The timing closure problem is one of the most important problems in the design automation. However, the rapid increase of the impact of the process variation on circuit timing makes the problem much more complicated and unpredictable to tackle in synthesis. This work addresses a new problem of high-level synthesis (HLS) that effectively takes into account the timing variation. Specifically, the work addresses the following four problem: (1) how can the statistical static timing analysis (SSTA) used in logic synthesis be modified and applied to the delay and yield computation in HLS? (2) how does the resource binding affect yield? (3) how does the scheduling affect yield? (4) how can scheduling and resource binding tasks be combined together to efficiently solve the problem with the objective of minimizing latency under yield constraint?

References

[1]

S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De, "Parameter variations and impact on circuits and microarchitecture," In Proc. DAC, pp. 338--342, 2003.

Digital Library

[2]

H. Chang and S. S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single PERT-like traversal," In Proc. ICCAD, pp. 621--625, 2003.

Digital Library

[3]

C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan, "First-order incremental block-based statistical timing analysis," In Proc. DAC, pp. 331--336, 2004.

Digital Library

[4]

A. Agarwal, V. Zolotov, and D. T. Blaauw, "Statistical timing analysis using bounds and selective enumeration," IEEE TCAD, pp. 1243--1260, September 2003.

Digital Library

[5]

M. Orshansky and A. Bandyopadhyay, "Fast statistical timing analysis handling arbitrary correlations," In Proc. DAC, pp. 337--342, 2004.

Digital Library

[6]

R. Rao, A. Srivastava, D. Blaauw, and D. Sylvester, "Statistical analysis of subthreshold leakage current for VLSI circuits," IEEE TVLS, pp. 131--139, February 2004.

Digital Library

[7]

S. Narendra, V. De, S. Borkar, D. Antoniadis, and A. Chandrakasan, "Full-chip subthreshold leakage power prediction model for sub-0.18μm CMOS," In Proc. ISLPED, pp. 19--23, 2002.

Digital Library

[8]

S. Raj, S. Vrudhula, and J. Wang, "A methodology to improve timing yield in the presence of process variation," In Proc. DAC, pp. 448--453, 2004.

Digital Library

[9]

S. Choi, B. C. Paul, and K. Roy, "Novel sizing algorithm for yield improvement under process variation in nanometer technology," In Proc. DAC, pp. 454--459, 2004.

Digital Library

[10]

A. Srivastava, D. Sylvester, and D. Blaauw, "Statistical optimization of leakage power considering process variation using dual-Vth and sizing," In Proc. DAC, pp. 773--778, 2004.

Digital Library

[11]

A. Davoodi, V. Khandelwal, and A. Srivastava, "Variability inspired implementation selection problem," In Proc. ICCAD, pp. 423--427, 2004.

Digital Library

[12]

W.-L. Hung, X. Wu, and Y. Xie, "Guaranteeing performance yield in high-level synthesis," In Proc. ICCAD, pp. 303--309, 2006.

Digital Library

[13]

A. Srivastava, D. Sylvester, and D. Blaauw, Statistical analysis and optimization for VLSI: timing and power, Springer 2005.

[14]

J.-J. Liou, K.-T. Cheng, S. Kundu, and A. Krstic, "Fast statistical timing analysis by probabilistic event propagation," In Proc. DAC, pp.661--666, 2001.

Digital Library

[15]

Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, New York, McGraw Hill, 1994.

Digital Library

[16]

K. Kang, B. C. Paul, and K. Roy, "Statistical timing analysis using levelized covariance propagation," In Proc. DATE, pp. 764--769, 2005.

Digital Library

Cited By

Chen YSun GZou QXie YRosenstiel WMacii E(2012)3DHLSProceedings of the Conference on Design, Automation and Test in Europe10.5555/2492708.2493002(1185-1190)Online publication date: 12-Mar-2012
https://dl.acm.org/doi/10.5555/2492708.2493002
Chen YWang YXie YTakach A(2012)Parametric yield-driven resource binding in high-level synthesis with multi-Vth/Vdd library and device sizingJournal of Electrical and Computer Engineering10.1155/2012/1052502012(3-3)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/105250
Mittal KJoshi AMutyam M(2011)Timing variation-aware scheduling and resource binding in high-level synthesisACM Transactions on Design Automation of Electronic Systems (TODAES)10.1145/2003695.200370016:4(1-19)Online publication date: 27-Oct-2011
https://dl.acm.org/doi/10.1145/2003695.2003700
Show More Cited By

Timing variation-aware high-level synthesis
1. Theory of computation
  1. Theory and algorithms for application domains
    1. Machine learning theory
      1. Reinforcement learning

Recommendations

Timing variation-aware high-level synthesis considering accurate yield computation
ICCD'09: Proceedings of the 2009 IEEE international conference on Computer design

This work proposes a new yield computation technique dedicated to HLS, which is an essential component in timing variation-aware HLS research field. The SSTAs used by the current timing variation-aware HLS techniques cannot support the following two ...
Timing variation-aware scheduling and resource binding in high-level synthesis

Due to technological scaling, process variations have increased significantly, resulting in large variations in the delay of the functional units. Hence, the worst-case approach is becoming increasingly pessimistic in meeting a certain performance ...
High-Level Test Synthesis: A Survey from Synthesis Process Flow Perspective

High-level test synthesis is a special class of high-level synthesis having testability as one of the important components. This article presents a detailed survey on recent developments in high-level test synthesis from a synthesis process flow ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design

November 2007

933 pages

ISBN:1424413826

General Chair:
Georges Gielen
ESAT-MICAS, Katholieke Univ. Leuven, Leuven, Belgium

Sponsors

CEDA: Council on Electronic Design Automation
SIGDA: ACM Special Interest Group on Design Automation
IEEE CASS/CANDE
IEEE-CS\DATC: IEEE Computer Society

Publisher

IEEE Press

Publication History

Published: 05 November 2007

Check for updates

Qualifiers

Research-article

Conference

ICCAD07

Sponsor:

CEDA
SIGDA
IEEE-CS\DATC

ICCAD07: The International Conference on Computer-Aided Design 2007

November 5 - 8, 2007

California, San Jose

Acceptance Rates

ICCAD '07 Paper Acceptance Rate 139 of 510 submissions, 27%;

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

16
Total Citations
View Citations
435
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 07 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Chen YSun GZou QXie YRosenstiel WMacii E(2012)3DHLSProceedings of the Conference on Design, Automation and Test in Europe10.5555/2492708.2493002(1185-1190)Online publication date: 12-Mar-2012
https://dl.acm.org/doi/10.5555/2492708.2493002
Chen YWang YXie YTakach A(2012)Parametric yield-driven resource binding in high-level synthesis with multi-Vth/Vdd library and device sizingJournal of Electrical and Computer Engineering10.1155/2012/1052502012(3-3)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/105250
Mittal KJoshi AMutyam M(2011)Timing variation-aware scheduling and resource binding in high-level synthesisACM Transactions on Design Automation of Electronic Systems (TODAES)10.1145/2003695.200370016:4(1-19)Online publication date: 27-Oct-2011
https://dl.acm.org/doi/10.1145/2003695.2003700
Kaneko MInoue KAtienza DXie YAyala JStevens K(2011)Ordered coloring-based resource binding for datapaths with improved skew-adjustabilityProceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI10.1145/1973009.1973070(307-312)Online publication date: 2-May-2011
https://dl.acm.org/doi/10.1145/1973009.1973070
Lucas GChen DScheffer LPhillips JHu A(2010)Variation-aware layout-driven scheduling for performance yield optimizationProceedings of the International Conference on Computer-Aided Design10.5555/2133429.2133433(17-24)Online publication date: 7-Nov-2010
https://dl.acm.org/doi/10.5555/2133429.2133433
Chen YXie YWang YTakach ALin Y(2010)Parametric yield driven resource binding in behavioral synthesis with multi-V/V libraryProceedings of the 2010 Asia and South Pacific Design Automation Conference10.5555/1899721.1899901(781-786)Online publication date: 18-Jan-2010
https://dl.acm.org/doi/10.5555/1899721.1899901
Chon HKim TWakabayashi K(2009)Timing variation-aware task scheduling and binding for MPSoCProceedings of the 2009 Asia and South Pacific Design Automation Conference10.5555/1509633.1509680(137-142)Online publication date: 19-Jan-2009
https://dl.acm.org/doi/10.5555/1509633.1509680
Wang FXie YTakach AWakabayashi K(2009)Variation-aware resource sharing and binding in behavioral synthesisProceedings of the 2009 Asia and South Pacific Design Automation Conference10.5555/1509633.1509653(79-84)Online publication date: 19-Jan-2009
https://dl.acm.org/doi/10.5555/1509633.1509653
Chen YXie YWakabayashi K(2009)Tolerating process variations in high-level synthesis using transparent latchesProceedings of the 2009 Asia and South Pacific Design Automation Conference10.5555/1509633.1509652(73-78)Online publication date: 19-Jan-2009
https://dl.acm.org/doi/10.5555/1509633.1509652
Lucas GCromar SChen DWakabayashi K(2009)FastYieldProceedings of the 2009 Asia and South Pacific Design Automation Conference10.5555/1509633.1509650(61-66)Online publication date: 19-Jan-2009
https://dl.acm.org/doi/10.5555/1509633.1509650
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten