skip to main content
10.5555/1326073.1326215acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
research-article

Remote activation of ICs for piracy prevention and digital right management

Published: 05 November 2007 Publication History

Abstract

We introduce a remote activation scheme that aims to protect integrated circuits (IC) intellectual property (IP) against piracy. Remote activation enables designers to lock each working IC and to then remotely enable it. The new method exploits inherent unclonable variability in modern manufacturing for unique identification (ID) and integrated the IDs into the circuit functionality. The objectives are realized by replication of a few states of the finite state machine (FSM) and adding control to the state transitions. On each chip, the added control signals are a function of the unique IDs and are thus unclonable. On standard benchmark circuits, the experimental results show that the novel activation method is stable, unclonable, attack-resilient, while having a low overhead and a unique key for each IC.

References

[1]
Y. Alkabani and F. Koushanfar. Active hardware metering for intellectual property protection and security. In USENIX Security, 2007.
[2]
B. Gassend, D. Lim, D. Clarke, M. Dijk, and S. Devadas. Identification and authentication of integrated circuits. Concurr. Comput.: Pract. Exper., 16(11):1077--1098, 2004.
[3]
F. Koushanfar and M. Potkonjak. CAD-based security, cryptography, and digital rights management. In Design Automation Conference (DAC), 2007.
[4]
F. Koushanfar and G. Qu. Hardware metering. In DAC, pages 490--493, 2001.
[5]
F. Koushanfar, G. Qu, and M. Potkonjak. Intellectual property metering. In Information Hiding Workshop, pages 81--95, 2001.
[6]
J. W. Lee, L. Daihyun, B. Gassend, G. E. Suh, M. van Dijk, and S. Devadas. A technique to build a secret key in integrated circuits for identification and authentication applications. In Symposium of VLSI Circuits, pages 176--179, 2004.
[7]
K. Lofstrom, W. R. Daasch, and D. Taylor. IC identification circuits using device mismatch. In International Solid State Circuits Conference (ISSCC), pages 372--373, 2000.
[8]
S. Maeda, H. Kuriyama, T. Ipposhi, S. Maegawa, Y. Inoue, M. Inuishi, N. Kotani, and T. Nishimura. An artificial fingerprint device (AFD): a study of identification number applications utilizing characteristics variation of polycrystalline silicon TFTs. IEEE Trans. Electron Devices, 50(6):1451--1458, 2003.
[9]
G. Qu and M. Potkonjak. Intellectual Property Protection in VLSI Design. Kluwer, 2003.
[10]
Y. Su, J. Holleman, and B. Otis. A 1.6J/bit stable chip ID generating circuit using process variations. In ISSCC 2007, pages 406--407, 2007.
[11]
G. E. Suh, C. W. O'Donnell, I. Sachdev, and S. Devadas. Design and implementation of the AEGIS single-chip secure processor using physical random functions. In ISCA, pages 25--36, 2005.

Cited By

View all
  • (2019)Recent Attacks and Defenses on FPGA-based SystemsACM Transactions on Reconfigurable Technology and Systems10.1145/334055712:3(1-24)Online publication date: 21-Aug-2019
  • (2018)A Chip-Level Anti-Reverse Engineering TechniqueACM Journal on Emerging Technologies in Computing Systems10.1145/317346214:2(1-20)Online publication date: 25-Jul-2018
  • (2018)Forensic engineering for resolving ownership problem of reusable IP core generated during high level synthesisFuture Generation Computer Systems10.1016/j.future.2017.08.00180:C(29-46)Online publication date: 1-Mar-2018
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
November 2007
933 pages
ISBN:1424413826
  • General Chair:
  • Georges Gielen

Sponsors

Publisher

IEEE Press

Publication History

Published: 05 November 2007

Check for updates

Qualifiers

  • Research-article

Conference

ICCAD07
Sponsor:

Acceptance Rates

ICCAD '07 Paper Acceptance Rate 139 of 510 submissions, 27%;
Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 15 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2019)Recent Attacks and Defenses on FPGA-based SystemsACM Transactions on Reconfigurable Technology and Systems10.1145/334055712:3(1-24)Online publication date: 21-Aug-2019
  • (2018)A Chip-Level Anti-Reverse Engineering TechniqueACM Journal on Emerging Technologies in Computing Systems10.1145/317346214:2(1-20)Online publication date: 25-Jul-2018
  • (2018)Forensic engineering for resolving ownership problem of reusable IP core generated during high level synthesisFuture Generation Computer Systems10.1016/j.future.2017.08.00180:C(29-46)Online publication date: 1-Mar-2018
  • (2017)Double DIPProceedings of the Great Lakes Symposium on VLSI 201710.1145/3060403.3060469(179-184)Online publication date: 10-May-2017
  • (2017)Low overhead symmetrical protection of reusable IP core using robust fingerprinting and watermarking during high level synthesisFuture Generation Computer Systems10.1016/j.future.2017.01.02171:C(89-101)Online publication date: 1-Jun-2017
  • (2016)FORTISACM Transactions on Design Automation of Electronic Systems10.1145/289318321:4(1-20)Online publication date: 27-May-2016
  • (2016)Comments on “A PUF-FSM Binding Scheme for FPGA IP Protection and Pay-per-Device Licensing”IEEE Transactions on Information Forensics and Security10.1109/TIFS.2016.255345411:11(2624-2625)Online publication date: 1-Nov-2016
  • (2015)A Novel Memristor-Based Hardware Security PrimitiveACM Transactions on Embedded Computing Systems10.1145/273628514:3(1-20)Online publication date: 21-Apr-2015
  • (2014)Hardware obfuscation using PUF-based logicProceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design10.5555/2691365.2691419(270-277)Online publication date: 3-Nov-2014
  • (2014)Protecting integrated circuits from piracy with test-aware logic lockingProceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design10.5555/2691365.2691418(262-269)Online publication date: 3-Nov-2014
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media