Compact modeling of variational waveforms

ABSTRACT

In ultra-deep sub-micron technologies, modeling waveform shapes correctly is essential for accurate timing and noise analysis. Due to process and environmental variations, there is a need for a variational waveform model that is compact, efficient and accurate. The model should capture correlations due to common dependence on process parameters. This paper proposes a waveform model derived from basic transformations of a nominal waveform in the absence of variations. The transformations are parameterized by variational quantities that capture the sensitivity of the waveform to process parameters. The resulting waveform model works well with current-source models for static timing analysis. Numerical results are presented to demonstrate the accuracy of the model both in capturing variational waveforms and in propagating waveforms through logic gates.

References

1. A. Agarwal, D. Blaauw, V. Zolotov, and S. K. Vrudhula, "Statistical timing analysis with uncertainty," DATE, pp. 62--67, March 2003, Messe Munich, Germany.
2. C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan, "First-order incremental block-based statistical timing analysis," DAC, pp. 331--336, June 2004, San Diego, CA.
3. H. Chang, V. Zolotov, C. Visweswariah, and S. Narayan, "Parameterized statistical timing analysis with non-Gaussian and nonlinear parameters," DAC, pp. 71--76, June 2005, Anaheim, CA.
4. A. Jain, V. Zolotov, and D. Blaauw, "Accurate delay computation for noisy waveform shapes," ICCAD, pp. 947--953, Nov. 2005, San Jose, CA.
5. S. Nassif and E. Acar, "Advanced waveform models for the nanometer regime," TAU, pp. 52--58, Feb. 2004, Austin, TX.
6. R. Gandhi, J. Shiffer, D. Gandhi, and D. Velenis, "Delay modeling using ramp and realistic signal waveform," IEEE International Conference on Electro Information Technology, pp. 5--7, May 2005, Lincoln, NE.
7. C. Amin, F. Dartu, and Y. Ismail, "Weibull-based analytical waveform model," TCAD, vol. 24, pp. 1156--1168, Aug. 2005.
8. T. Lin, E. Acar, and L. Pileggi, "H-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response," ICCAD, pp. 19--25, Nov. 1998, San Jose, CA.
9. H. Fatemi, S. Nazarian, and M. Pedram, "Statistical logic cell delay analysis using a current-based model," DAC, pp. 253--256, July 2006, Anaheim, CA.
10. J. F. Croix and D. F. Wong, "Blade and Razor: cell and interconnect delay analysis using current-based models," DAC, pp. 386--389, June 2003, Anaheim, CA.
11. V. Zolotov, D. Blaauw, R. Panda, and C. Oh, "Noise injection and propagation in high-performance designs," ISQED, pp. 425--430, March 2002, San Jose, CA.
12. A. Odabasioglu, M. Celik, and L. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," TCAD, vol. 17, pp. 645--654, Aug. 1998.
13. P. Li and E. Acar, "A waveform independent gate model for accurate timing analsis," in ICCAD, Oct. 2005, pp. 363--365.
14. R. K. Brayton and S. W. Director, "Computation of delay time sensitivities for use in time domain optimization," TCAS, vol. CAS-22, no. 12, pp. 910--920, Dec. 1975.
15. X. Ye, P. Li, and F. Liu, "Practical variation-aware interconnect delay and slew analysis for statistical timin verification," in ICCAD, Nov. 2006, pp. 54--59, San Jose, CA.
16. L. T. Pillage, R. A. Rohrer, and C. Visweswariah, Electronic circuit and system simulation methods. McGraw Hill, 1995.
17. C. Amin, C. Kashyap, N. Menezes, K. Killpack, and E. Chiprout, "A multi-port current source model for multiple-input switching effects in CMOS library cells," in DAC, July 2006, pp. 247--252.
18. P. Ghanta, S. Vrudhula, R. Panda, and J. Wang, "Stochastic power grid analysis considering process variations," in DATE, vol. 2, March 2005, pp. 964--969, Messe Munich, Germany.
19. P. Li, "Variational analysis of large power grids by exploring statistical sampling sharing and spatial locality," in ICCAD, Nov. 2005, pp. 645--651, San Jose, CA.

• Hardware