Multi-layer interconnect performance corners for variation-aware timing analysis
Pages 713 - 718
Abstract
Parasitic interconnect corner methods are known to be inaccurate. This paper explains the sources of their errors and shows that errors in excess of 22% can occur in the predicted corner delays of a multi-layer stage in the presence of process variations. It is shown that exhaustive corner search methods are infeasible in practice as they have an exponential complexity in terms of required SPICE simulations with respect to the number of layers a stage is routed through. This exponential complexity is reduced to a linear one with a new simulation-based search method with the aid of stage delay properties. The ideas behind the simulation-based methodology are shown to be expandable to an analytical-based multi-layer performance corner location methodology. The simulated best/worst case delays based on these analytical corners produce errors below 4% as compared to the exhaustive search simulation based method.
References
[1]
M. Orshansky, L. Milor, P. Chen, K. Keutzer, and C. Hu, "Impact of systematic spatial intra-chip gate length variability on performance of high-speed digital circuits," in Proc. of ICCAD, 2000, pp. 62--67.
[2]
Y. Liu, S. R. Nassif, L. T. Pillegi, and A. J. Strojwas, "Impact of interconnect variations on the clock skew of a gigahertz microprocessor," in Proc. of DAC, 2000, pp. 168--171.
[3]
O. S. Nakagawa, N. Chang, S. Lin, and D. Sylvester, "Circuit impact on skew-corner analysis of stochastic process variation in global interconnect," in IITC, 1999, pp. 230--232.
[4]
S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De, "Parameter variations and impact on circuits and microarchitecture," in Proc. of DAC, 2003, pp. 338--342.
[5]
S. R. Nassif, "Modeling and analysis of manufacturing variations," in Proc. of CICC, 2001, pp. 223--228.
[6]
J. Luo, S. Sinha, Q. Su, J. Kawa, and C. Chiang, "An IC manufacturing yield model considering intra-die variations," in Proc. of DAC, 2006, pp. 749--754.
[7]
K. Yamada and N. Oda, "Statistical corner conditions of interconnect delay (corner LPE specifications)," in Proc. of ASP-DAC, 2006, pp. 706--711.
[8]
P. S. Zuchowski, P. A. Habitz, J. D. Hayes, and J. H. Oppold, "Process and environmental variation impacts on ASIC timing," in Proc. of ICCAD, 2004, pp. 336--342.
[9]
F. Huebbers, A. Dasdan, and Y. Y. Ismail, "Computation of accurate interconnect process parameter values for performance corners," in Proc. of DAC, 2006, pp. 797--800.
[10]
T. Fukuoka, A. Tsuchiya, and H. Onodera, "Worst-case delay analysis considering the variability of transistors and interconnects," in Proc. of ISPD, 2007, pp. 35--41.
[11]
Nanoscale Integration and Modeling (NIMO) Group, "Predictive technology modeling (PTM)," http://www.eas.asu.edu/~ptm, 2006.
[12]
N. S. Nagaraj, T. Bonifield, A. Sing, F. Cano, U. Narasimha, M. Kukarni, P. Balsara, and C. Cantrell, "Benchmarks for interconnect parasitic resistance and capacitance," in Proc. of ISQED, 2003, pp. 163--168.
[13]
S.-C. Wong, G.-Y. Lee, and D.-J. Ma, "Modeling of interconnect capacitance, delay, and crosstalk in VLSI," IEEE Trans. on Semicon. Manuf., vol. 13, no. 1, pp. 108--111, 2000.
[14]
W. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," J. of Applied Physics, vol. 19, no. 1, pp. 55--63, 1948.
[15]
K. D. Boese, A. B. Kahng, B. A. McCoy, and G. Robins, "Fidelity and near-optimality of Elmore-based routing constructions," in Proc. of ICCD, 1993, pp. 81--84.
[16]
J. Cong, L. He, C.-K. Koh, and P. H. Madden, "Performance optimization of VLSI interconnect layout," in Integration, the VLSI J., vol. 21, 1996, pp. 1--94.
[17]
C. Alpert and A. Devgan, "Wire segmenting for improved buffer insertion," in Proc. of DAC, 1997, pp. 588--593.
[18]
M. Ketkar, K. Kasamsetty, and S. S. Sapatnekar, "Convex delay models for transistor sizing," in Proc. of DAC, 2000, pp. 655--660.
[19]
P. K. Sancheti and S. S. Sapatnekar, "Interconnect design using convex optimization," in Proc. of CICC, 1994, pp. 549--552.
[20]
J. Nocedal and S. Wright, Numerical Optimization, 2nd ed. Springer, 2006.
[21]
T. Sakurai and A. R. Newton, "Alpha-power law mosfet model and its application to cmos inverter delay and other formulas," JSSC, vol. 25, no. 2, pp. 584--594, 1990.
Recommendations
Overlay aware interconnect and timing variation modeling for double patterning technology
ICCAD '08: Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided DesignAs Double Patterning Technology (DPT) becomes the only solution for 32-nm lithography process, we need to investigate how DPT affects the performance of a chip. In this paper, we present an efficient modeling of timing variation with overlay which is ...
Interconnect performance corners considering crosstalk noise
ICCD'09: Proceedings of the 2009 IEEE international conference on Computer designProcess induced variations in the interconnect capacitance and resistance have resulted in significant uncertainly in the interconnect delay. In this work, we propose a new method to compute the interconnect corner considering coupling-noise due to ...
Delay-driven layer assignment in global routing under multi-tier interconnect structure
ISPD '13: Proceedings of the 2013 ACM International symposium on Physical DesignA multilayer routing system usually adopts multiple interconnect configuration with different wire sizes and thicknesses. Since thicker layers of metal lead to fatter wires with smaller resistance, the layer assignment of nets has a large impact on the ...
Comments
Information & Contributors
Information
Published In
Sponsors
- CEDA: Council on Electronic Design Automation
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CASS/CANDE
- IEEE-CS\DATC: IEEE Computer Society
Publisher
IEEE Press
Publication History
Published: 05 November 2007
Check for updates
Qualifiers
- Research-article
Conference
ICCAD07
Sponsor:
- CEDA
- SIGDA
- IEEE-CS\DATC
ICCAD07: The International Conference on Computer-Aided Design 2007
November 5 - 8, 2007
California, San Jose
Acceptance Rates
ICCAD '07 Paper Acceptance Rate 139 of 510 submissions, 27%;
Overall Acceptance Rate 457 of 1,762 submissions, 26%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 145Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in