The effect of memory bandwidth on processor performance
Abstract
Recommendations
Performance estimation in a simultaneous multithreading processor
MASCOTS '96: Proceedings of the 4th International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunications SystemsWe present a model to estimate the performance of dynamically interleaving instruction streams in super-scalar architectures. Instructions executed per cycle (IPC) are calculated from simple descriptions of the workload and hardware. We compare ...
A modern high-performance processor pipeline
ICS '06: Proceedings of the 20th annual international conference on SupercomputingThe traditional balance between processor clock rate and instruction level parallelism (ILP) has been severely shaken due to enablers and constraints that were not prevalent or did not exist during the last two decades. With the current broad deployment ...
Comments
Information & Contributors
Information
Published In

Sponsors
- ACM: Association for Computing Machinery
- IEEE-CS\DATC: IEEE Computer Society
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Poster
Conference
- ACM
- IEEE-CS\DATC
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 112Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in