ABSTRACT
Distributed simulation promises benefits in large-scale simulations, such as in high fidelity simulation of 300mm wafer fabs, although these benefits have been hard to achieve in practice. This paper examines the fundamentals of distributed simulation, and proposes a hierarchical approach to distributed wafer fab simulation, which has the potential to achieve significant reduction in model execution time.
- Fujimoto, R. M. 2000. Parallel and Distributed Simulation Systems, John Wiley & Sons. Google ScholarDigital Library
- McGinnis, L. F., S. Xu and K. Wang. 2005. Evaluate Simulation Design Alternatives for Large Scale Manufacturing Systems. In Proceeding of the IEEE International Symposium on Semiconductor Manufacturing. Page(s): 344 -- 347.Google Scholar
- McGinnis, L. F. K. Wang, and S. Xu, 2006. Distributed Simulation of Manufacturing Systems, In Proceedings of the 16th Flexible Automation and Intelligent Manufacturing Conference. 26--28 June, 2006 in the University of Limerick, Ireland.Google Scholar
- Parhami, B. 2002. Introduction to Parallel Processing Algorithms and Architectures, Kluwer Academic Publishers. Google ScholarDigital Library
- Wang K., S. Xu, L. F. McGinnis. 2005. Time management in distributed factory simulation, a case study using HLA. In Proceeding of Proceedings of the Winter Simulation Conference. Page(s): 1781--1786. Google ScholarDigital Library
- Xu, S., L. F., McGinnis. 2006. Optimistic-conservative synchronization in distributed factory simulation. In Proceeding of Proceedings of the 37th conference on Winter simulation Conference. Page(s): 1069--1074. Google ScholarDigital Library
Recommendations
Three dimensional on 300mm wafer scale nano imprint lithography processes
A three dimensional 300mm wafer scale nano imprinting lithography was developed. Two process flows were investigated to manufacture sub 100nm resolution multilevel silicon stamps. Using 193nm optical lithography and dry etching processes in a standard ...
Mechanical and electrical bonding between silicon wafer and glass wafer with etched channels containing metal tracks
In this paper a novel process to bond and, at the same time, to electrically connect a silicon wafer to a glass wafer is presented. It consists of a low temperature anodic bonding process between silicon and glass by using a glass wafer with etched ...
Getters films at wafer level for wafer to wafer bonded MEMS
DTIP '03: Proceedings of the Symposium on Design, Test, Integration and Packaging of MEMS/MOEMSLow cost and reliability are the main important factors for the successful commercialization of MEMs devices. It is possible to decrease the cost of the MEMs device by shifting from ceramic packages down to wafer to wafer bonded MEMs. On the other hand, ...
Comments