ABSTRACT
Physical synthesis tools are responsible for achieving timing closure. Starting with 130nm designs, multiple cycles are required to cross the chip, making latch placement critical to success. We present a new physical synthesis optimization for latch placement called RUMBLE (Rip Up and Move Boxes with Linear Evaluation) that uses a linear timing model to optimize timing by simultaneously re-placing multiple gates. RUMBLE runs incrementally and in conjunction with static timing analysis to improve the timing for critical paths that have already been optimized by placement, gate sizing, and buffering. Experimental results validate the effectiveness of the approach: our techniques improve slack by 41.3% of cycle time on average for a large commercial ASIC design
- C. J. Alpert, C. Chu, and P. G. Villarrubia, "The Coming of Age of Physical Synthesis," ICCAD, 2007, pp. 246--249. Google ScholarDigital Library
- C. J. Alpert, et al., "Fast and Flexible Buffer Trees that Navigate the Physical Layout Environment," DAC, 2004, pp. 24--29. Google ScholarDigital Library
- C. J. Alpert, et al., "Accurate Estimation of Global Buffer Delay Within a Floorplan," TCAD, 2006, vol. 25, no. 6, pp. 1140--1146. Google ScholarDigital Library
- C. J. Alpert, et al., "Techniques for Fast Physical Synthesis," Proc. IEEE, 2007, vol. 95, no. 3, pp. 573--599.Google ScholarCross Ref
- K.-H. Chang, I. L. Markov and V. Bertacco, "Safe Delay Optimization for Physical Synthesis," ASPDAC, 2007, pp. 628--633. Google ScholarDigital Library
- A. Chowdhary, et al., "How Accurately Can We Model Timing In A Placement Engine?," DAC, 2005, pp. 801--806. Google ScholarDigital Library
- J. Cong, L. He, C.-K. Koh and P. H. Madden, "Performance Optimization of VLSI Interconnect Layout," Integration: the VLSI Journal, 1996, vol. 21, pp. 1--94. Google ScholarDigital Library
- T. Luo, D. Newmark and D. Z. Pan, "A New LP Based Incremental Timing Driven Placement for High Performance Designs," DAC, 2006, pp. 1115--1120. Google ScholarDigital Library
- R. Nair, C. Berman, P. Hauge and E. Yoffa, "Generation of Performance Constraints for Layout," TCAD, 1989, vol. 8, no. 8, pp. 860--874.Google ScholarDigital Library
- R. Otten, "Global Wires Harmful?," ISPD, 1998, pp. 104--109. Google ScholarDigital Library
- H. Ren, et al, "Hippocrates: First-Do-No-Harm Detailed Placement" ASPDAC, 2007, pp. 141--146. Google ScholarDigital Library
- S. Sapatnekar, "Timing," Springer-Verlag, New York, 2004. Google ScholarDigital Library
- P. Saxena, N. Menezes, P. Cocchini and D. A. Kirkpatrick, "Repeater Scaling and Its Impact on CAD," TCAD, 2004, vol. 23, no. 4, pp. 451--463. Google ScholarDigital Library
- L. Trevillyan et al., "An Integrated Environment for Technology Closure of Deep-submicron IC Designs," IEEE Des. Test Comput., 2004, vol. 21, no. 1, pp. 14--22. Google ScholarDigital Library
- Q. Wang, J. Lillis and S. Sanyal, "An LP-Based Methodology for Improved Timing-Driven Placement," Proc. ASPDAC, 2005, pp. 1139--1143. Google ScholarDigital Library
Index Terms
RUMBLE: an incremental, timing-driven, physical-synthesis optimization algorithm
Recommendations
Drive Strength Aware Cell Movement Techniques for Timing Driven Placement
ISPD '16: Proceedings of the 2016 on International Symposium on Physical DesignAs the interconnections dominate the circuit delay in nanometer technologies, placement plays a major role to achieve timing closure since it is a main step that defines the interconnection lengths. In initial stages of the physical design flow, the ...
RUMBLE: An Incremental Timing-Driven Physical-Synthesis Optimization Algorithm
Physical-synthesis tools are responsible for achieving timing closure. Starting with 130-nm designs, multiple cycles are required to cross the chip, making latch placement critical to success. We present a new physical-synthesis optimization for latch ...
Timing-driven partitioning-based placement for island style FPGAs
In traditional field programmable gate array (FPGA) placement methods, there is virtually no coupling between placement and routing. Performing simultaneous placement and detailed routing has been shown to generate much better placement qualities, but ...
Comments