A hybrid software-based self-testing methodology for embedded processor

ABSTRACT

Software-based self-test (SBST) is emerging as a promising technology for enabling at-speed testing of high-speed embedded processors testing in an SoC system. For SBST, test routine development or generation can base on deterministic and random methodology. The deterministic test methodology develops the test program for a pipeline processor using the information abstracted from its architecture model, RTL descriptions, and gate-level net-list for different types of processor circuits. The random test methodology tries to make the pseudo-exhaustive testing possible using random instructions or patterns. The proposed methodology improves coverage for structural faults using both deterministic and random development of the test code. Not only can the deterministic test program test lots of faults using very small code size, but also the random test program can help detect some of the faults that the deterministic test program is difficult to test. We demonstrated the feasibility of the proposed methodology by the achieved fault coverage, test program size, and testing cycle count on a complex pipeline processor core. Comparisons with previous work are also made. Experimental results show its potential as an effective method for practical use.

References

1. A. Burdass, G. Campbell, R. Grisenthwaite et. al., "Embedded Test and Debug of Full Custom and Synthesisable Microprocessor Cores," Proceedings of the IEEE European Test Workshop, 2000, pp. 17--22.
2. N. Kranitis, A. Paschalis, D. Gizopoulos, and G. Xenoulis, "Software-Based Self-Testing of Embedded Processor," IEEE Transactions on Computers, vol. 54, no.4, April 2005, pp. 461--475.
3. S. M. Thatte and Jacob A. Abraham, "Test Generation of Microprocessors," IEEE Trans. Computers, vol.33, no.6, June, 1980, pp. 429--441.
4. D. Brahme and J. A. Abraham, "Functional Testing of Microprocessors," IEEE Transactions on Computers, Vol. C-33, No. 6, June 1984, pp. 475--485.
5. C.-S. Lin and H.-F. Ho, "Automatic Functional Test Program Generation for Microprocessors," Design Automation Conference, June, 1988, pp. 605--608.
6. A. J. van de Goor and Th. J. W. Verhallen, "Functional Testing of Current Microprocessors (applied to the Intel i860)," International Test Conference, September, 1992, pp. 684--695.
7. A. Paschalis, D. Gizopoulos, N. Kranitis, M. Psarakis, and Y. Zorian, "Deterministic Software-Based Self-Testing of Embedded Processor Cores," Design Automation and Test in Europe, 2001.
8. J. Shen and J. A. Abraham, "Native Mode Functional Test Generation for Processors with Applications to Self Test and Design Validation," International Test Conference, October, 1998, pp. 990--999.
9. N. Kranitis, A. Paschalis, D. Gizopoulos, and Y. Zorian, "Effective Software Self-Test Methodology for Processor Cores," Design Automation and Test in Europe, 2002.
10. N. Kranitis, D. Gizopoulos, A. Paschalis, and Y. Zorian, "Instruction-Based Self-Testing of Processor Cores," In Proc. VLSI Test Symposium, 2002, pp. 223--228.
11. F. Cormo, M. S. Reorda, G. Squillero and M. Violante, "A Genetic Algorithm-based System for Generating Test Programs for Microprocessor IP Cores," International Conference on Tools with Artificial Intelligence, 2000, pp. 195--198.
12. R. S. Tupuri and J. A. Abraham, "A Novel Hierarchical Test Generation Method for Processors," In Proc. International Conference on VLSI Design, January, 1997, pp. 540--541.
13. R. S. Tupuri and J. A. Abraham, "A Novel Functional Test Generation Method for Processors using Commercial ATPG," International Test Conference, November, 1997, pp. 743--752.
14. R. S. Tupuri, A. Krishnamachary and J. A. Abraham, "Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor," Design Automation Conference, 1999, pp. 647--652.
15. V. M. Vedula and J. A. Abraham, "A Novel Methodology for Hierarchical Test Generation using Functional Constraint Composition," High-Level Design Validation and Test Workshop, 2000, pp. 9--14.
16. H.-P. Klug, "Microprocessor Testing by Instruction Sequences Derived from Random Patterns," International Test Conference (September 1988), pp. 73--80.
17. K. Batcher and C. Papachristou, "Instruction Randomization Self Test for Processor Cores," the 17^th IEEE VLSI Test Symposium, 1999, pp. 34--40.
18. P. Parvathala, K. Maneparambil, and W. Lindsay, "FRITS-A Microprocessor Functional BIST Method," Proceeding of International Test Conference, 2002, pp. 590--598.
19. F. Corno, M. Reorda, G. Squillero, and M. Violante, "On the Test of Microprocessor IP Cores," Design Automation and Test in Europe, 2001.
20. F. Corno, G. Cumani, M. Reorda, and G. Squillero, "Fully Automatic Test Program Generation for Microprocessor Cores," Design Automation and Test in Europe, 2003.
21. L. Chen and S. Dey, "Software-Based Self-Testing Methodology for Processor Cores," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 3, March, 2001, pp. 369--380.
22. A. Paschalis and D. Gizopoulos, "Effective Software-Based Self-Test Strategies for On-Line Periodic Testing of Embedded Processors," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 1, January, 2005.
23. C.-H. Chen, C.-K. Wei, T.-H. Lu, and H.-W. Gao, "Software-Based Self-Testing With Multiple-Level Abstractions for Soft Processor Cores," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.15, no.5, May, 2007, pp. 505--517.
24. ARM Corporation, ARM Architecture Reference Manual, ARM DDI 0100E, 2000.
25. ARM Corporation, ARM922T Technique Reference Manual, ARM DDI 0184A, 2000.
26. David A. Patterson and John L. Hennessy, Computer Organization & Design, San Francisco, CA: Morgan Kaufmann, 3rd, 2005.

Index Terms

• Computer systems organization

  • Architectures

    • Other architectures