ABSTRACT
Control flow checking is a commonly used method to promote the fault tolerance of embedded systems. Conventional control flow checking by software signatures (CFCSS) imposes large overheads on code size and performance. A control flow checking scheme based on 8051 architecture, the control flow checking and recovering by compiler signatures and hardware checking (CFCCH) is proposed in this paper. Compared to CFCSS, the CFCCH is preferred to be implemented on the 8051 architectures to efficiently reduce code size and program execution time while keep the same fault tolerant ability.
- Abadi, M., et al. Control-flow integrity. In Proceedings of 12th ACM Conference on Computer & Communication Security, 340--353, 2005. Google ScholarDigital Library
- Czech, E. W. and Siewiorek, D. Effects of transient gatelevel faults on program behavior. In Proceedings of 20th International Symposium on Fault-Tolerant Computing, 236--243, June, 1990.Google Scholar
- Gong, R., et al. Modified Triple Modular Redundancy Structure based on Asynchronous Circuit Technique. In Proceedings of 21st IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, Arlington, VA, 184--196, 2006. Google ScholarDigital Library
- Oh, N., et al. Control flow checking by software signatures. IEEE Transactions on Reliability, vol 51, 111--122, 2002.Google ScholarCross Ref
Index Terms
- Control flow checking and recovering based on 8051 architecture
Recommendations
Low cost control flow protection using abstract control signatures
LCTES '13The continual trend of shrinking feature sizes and reducing voltage levels makes transistors faster and more efficient. However, it also makes them more susceptible to transient hardware faults. Transient faults due to high energy particle strikes or ...
Low cost control flow protection using abstract control signatures
LCTES '13: Proceedings of the 14th ACM SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systemsThe continual trend of shrinking feature sizes and reducing voltage levels makes transistors faster and more efficient. However, it also makes them more susceptible to transient hardware faults. Transient faults due to high energy particle strikes or ...
Low cost control flow protection using abstract control signatures
LCTES '13: Proceedings of the 14th ACM SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systemsThe continual trend of shrinking feature sizes and reducing voltage levels makes transistors faster and more efficient. However, it also makes them more susceptible to transient hardware faults. Transient faults due to high energy particle strikes or ...
Comments