skip to main content
10.1145/1366110.1366161acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
research-article

A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm

Authors Info & Claims
Published:04 May 2008Publication History

ABSTRACT

A partially-parallel decoder architecture for irregular LDPC code targeting high throughput and low cost applications is proposed. The design is based on a novel sum-delta message passing algorithm that facilitates the decoding throughput by removing redundant computations and decreases the hardware cost by optimizing the storage. Techniques such as binary sorting, parallel column operation, high performance pipelining are used to further speed up the message passing procedure. The synthesis result in TSMC 0.18 CMOS technology demonstrates that for (648,324) irregular LDPC code, our decoder achieves 7.5X improvement in throughput, which reaches 402 Mbps at the frequency of 200MHz, with 11% area reduction.

References

  1. D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. Inform. Theory, vol. 45, no. 2, pp. 399--431, Mar. 1999. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. T. J. Richardson, M. A. Sholrollahi, and R. L. Urbanke, "Design of capacity-approaching low-density parity-check codes," IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 619--637, Feb. 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. S. Y. Chung, G. D. Forney Jr. and T. J. Richardson, and R. L. Urbanke, "On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit," IEEE Communication Letters, vol. 5, no. 2, pp. 58--60, Feb. 2001.Google ScholarGoogle ScholarCross RefCross Ref
  4. R. G. Gallager, Low-Density Parity-Check Codes, MIT Press, Cambridge, MA, 1963.Google ScholarGoogle Scholar
  5. Y. Chen and D. Hocevar, "A FPGA and ASIC implementation of rate 1/2 8088-b irregular low density parity check decoder," in IEEE Global Telecommunications Conf., Dec. 2003, pp. 113--117.Google ScholarGoogle Scholar
  6. E. Liao, E. Yeo, and B. Nikolic, "Low-density parity-check code constructions for hardware implementation," in Proc. IEEE Conf. Communications, June 2004, pp. 2573--2577.Google ScholarGoogle Scholar
  7. M. Mansour and N. Shanbhag, "Low power VLSI decoder architectures for LDPC codes," in Proc. Int. Symp. Low Power Electronics & Design, Aug. 2002, pp. 284--289. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. K. Shimizu, T. Ishikawa, N. Togawa, T. Ikenaga, and S. Goto, "Partially-parallel LDPC decoder based on high efficiency message passing algorithm," in Proc. Int. Conf. Computer Design, Oct. 2005, pp. 503--510. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. X. Li, Y. Abe, K. Shimizu, Z. Qiu, T. Ikenaga, and S. Goto, "Cost-efficient parallel irregular LDPC decoder with message passing schedule," in Int. Symp. Integrated Circuits, Sept. 2007, pp. 548--551.Google ScholarGoogle Scholar
  10. S. Chung, T. J. Richardson, and R. L. Urbanke, "Analysis of sum-product decoding of low-density parity-check codes using a Gaussian approximation," IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 657--670, Feb. 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. A. Blanksby and C. Howland, "A 690-mW 1-Gbps 1024-b, rate-1/2 low-density parity-check code decoder," J. Solid State Circuits, vol. 37, no. 3, pp. 404--412, Mar. 2002.Google ScholarGoogle ScholarCross RefCross Ref
  12. Y. H. Chien and M. K. Ku, "A high throughput H-QC LDPC decoder," in IEEE Int. Symp. Circuits & System, May 2007, pp. 1648--1652.Google ScholarGoogle Scholar
  13. IEEE P802.11 Wireless LANs Joint Proposal: High throughput extension to the 802.11 Standard: PHY, IEEE 802.11-05/1102r4, Jan. 2006.Google ScholarGoogle Scholar

Index Terms

  1. A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        GLSVLSI '08: Proceedings of the 18th ACM Great Lakes symposium on VLSI
        May 2008
        480 pages
        ISBN:9781595939999
        DOI:10.1145/1366110

        Copyright © 2008 ACM

        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 4 May 2008

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • research-article

        Acceptance Rates

        Overall Acceptance Rate312of1,156submissions,27%

        Upcoming Conference

        GLSVLSI '24
        Great Lakes Symposium on VLSI 2024
        June 12 - 14, 2024
        Clearwater , FL , USA
      • Article Metrics

        • Downloads (Last 12 months)1
        • Downloads (Last 6 weeks)0

        Other Metrics

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader