ABSTRACT
A partially-parallel decoder architecture for irregular LDPC code targeting high throughput and low cost applications is proposed. The design is based on a novel sum-delta message passing algorithm that facilitates the decoding throughput by removing redundant computations and decreases the hardware cost by optimizing the storage. Techniques such as binary sorting, parallel column operation, high performance pipelining are used to further speed up the message passing procedure. The synthesis result in TSMC 0.18 CMOS technology demonstrates that for (648,324) irregular LDPC code, our decoder achieves 7.5X improvement in throughput, which reaches 402 Mbps at the frequency of 200MHz, with 11% area reduction.
- D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. Inform. Theory, vol. 45, no. 2, pp. 399--431, Mar. 1999. Google ScholarDigital Library
- T. J. Richardson, M. A. Sholrollahi, and R. L. Urbanke, "Design of capacity-approaching low-density parity-check codes," IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 619--637, Feb. 2001. Google ScholarDigital Library
- S. Y. Chung, G. D. Forney Jr. and T. J. Richardson, and R. L. Urbanke, "On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit," IEEE Communication Letters, vol. 5, no. 2, pp. 58--60, Feb. 2001.Google ScholarCross Ref
- R. G. Gallager, Low-Density Parity-Check Codes, MIT Press, Cambridge, MA, 1963.Google Scholar
- Y. Chen and D. Hocevar, "A FPGA and ASIC implementation of rate 1/2 8088-b irregular low density parity check decoder," in IEEE Global Telecommunications Conf., Dec. 2003, pp. 113--117.Google Scholar
- E. Liao, E. Yeo, and B. Nikolic, "Low-density parity-check code constructions for hardware implementation," in Proc. IEEE Conf. Communications, June 2004, pp. 2573--2577.Google Scholar
- M. Mansour and N. Shanbhag, "Low power VLSI decoder architectures for LDPC codes," in Proc. Int. Symp. Low Power Electronics & Design, Aug. 2002, pp. 284--289. Google ScholarDigital Library
- K. Shimizu, T. Ishikawa, N. Togawa, T. Ikenaga, and S. Goto, "Partially-parallel LDPC decoder based on high efficiency message passing algorithm," in Proc. Int. Conf. Computer Design, Oct. 2005, pp. 503--510. Google ScholarDigital Library
- X. Li, Y. Abe, K. Shimizu, Z. Qiu, T. Ikenaga, and S. Goto, "Cost-efficient parallel irregular LDPC decoder with message passing schedule," in Int. Symp. Integrated Circuits, Sept. 2007, pp. 548--551.Google Scholar
- S. Chung, T. J. Richardson, and R. L. Urbanke, "Analysis of sum-product decoding of low-density parity-check codes using a Gaussian approximation," IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 657--670, Feb. 2001. Google ScholarDigital Library
- A. Blanksby and C. Howland, "A 690-mW 1-Gbps 1024-b, rate-1/2 low-density parity-check code decoder," J. Solid State Circuits, vol. 37, no. 3, pp. 404--412, Mar. 2002.Google ScholarCross Ref
- Y. H. Chien and M. K. Ku, "A high throughput H-QC LDPC decoder," in IEEE Int. Symp. Circuits & System, May 2007, pp. 1648--1652.Google Scholar
- IEEE P802.11 Wireless LANs Joint Proposal: High throughput extension to the 802.11 Standard: PHY, IEEE 802.11-05/1102r4, Jan. 2006.Google Scholar
Index Terms
A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm
Recommendations
A differential binary message-passing LDPC decoder
In this paper, we propose a binary message-passing algorithm for decoding low-density parity-check (LDPC) codes. The algorithm substantially improves the performance of purely hard-decision iterative algorithms with a small increase in the memory ...
Low-complexity reliability-based message-passing decoder architectures for non-binary LDPC codes
Non-binary low-density parity-check (NB-LDPC) codes can achieve better error-correcting performance than their binary counterparts at the cost of higher decoding complexity when the codeword length is moderate. The recently developed iterative ...
Partially-Parallel LDPC Decoder Based on High-Efficiency Message-Passing Algorithm
ICCD '05: Proceedings of the 2005 International Conference on Computer DesignThis paper proposes a partially-parallel LDPC decoder based on a high-ef?ciency message-passing algorithm. Our proposed partially-parallel LDPC decoder performs the column operations for bit nodes in conjunction with the row operations for check nodes. ...
Comments