Cited By
View all- Werner SNavaridas JLuján M(2016)A Survey on Design Approaches to Circumvent Permanent Faults in Networks-on-ChipACM Computing Surveys10.1145/288678148:4(1-36)Online publication date: 18-Mar-2016
Scalable and fault-tolerant network-on-chip design usingthe quartered recursive diagonal torus topology
Authors: 
Xianfang Tan, Lei Zhang, Shankar Neelkrishnan, Mei Yang, Yingtao Jiang, Yulu YangAuthors Info & Claims
Xianfang Tan, Lei Zhang, Shankar Neelkrishnan, Mei Yang, Yingtao Jiang, Yulu YangAuthors Info & ClaimsPages 309 - 314
Abstract
Network-on-a-chip (NoC) is an effective approach to connect and manage the communication between the variety of design elements and intellectual property blocks required in large and complex system-on-chips. In this paper, we propose a new NoC architecture, referred as the Quartered Recursive Diagonal Torus (QRDT), which is constructed by overlaying diagonal torus. Due to its small diameter and rich routing recourses, QRDT is determined to be well suitable to construct highly scalable NoCs.
In QRDT, data packets can be routed through a proposed minimal routing algorithm based on the Johnson codes that have traditionally been used in finite state machine designs. It has been shown that this proposed routing algorithm with minor modifications is capable of handling the single link/node failure. The hardware cost of the proposed QRDT architecture and its associated routing algorithm is revealed by designing two QRDT routers which have been synthesized using TSMC 0.18¼m CMOS technology.
References
[1]
Benini L. and De Micheli G., 2002. Networks on chip: a new SoC paradigm, IEEE Computer, 35, 1, 70--78.
[2]
Bjerregaard T., and Mahadevan S., 2006, A survey of research and practices of Network--on--chip, ACM Comput. Surv., 38, 1, 1--51.
[3]
Dumitras T., Kerner S., and Marculescu S., 2003, Towards on--chip fault--tolerant communication, Proc. ASP--DAC, 225--232.
[4]
Felicijan T. and Furber S. B., 2004, An asynchronous on--chip network router with quality--of--service (QoS) support, Proc. IEEE Int'l SoC Conf., 274--277.
[5]
Guerrier P. and Greiner A., 2000, A generic architecture for on chip packet--switched interconnections, Proc. Design, Automation and Test in Europe, 250--256.
[6]
Hemani A., et al., 2000, Network on a chip: an architecture for billion transistor era, Proc. IEEE NorChip Conf.
[7]
International Technology Roadmap for Semiconductors Roadmap, DOI=http://public.itrs.net/.
[8]
Marescaux T., et al., 2002, Interconnection networks enable fine--grain dynamic multi--tasking on FPGAs, Proc. 12th Conf. FPGA, 795--805.
[9]
Millberg M., Nilsson E., Thid R., Kumar S., and Jantsch A., 2004, The Nostrum backbone--a communication protocol stack for networks on chip, Proc. Intl. Conf. VLSI design, 693--396.
[10]
Neelkrishnan S., Yang M., Jiang Y., Zhang L., Yang Y., and Lu E., and Yun X., 2008, Design and implementation of a parameterized NoC router and its application to build PRDT--based NoCs, to be presented on ITNG 2008.
[11]
Ogras U.Y., Hu J., and Marculescu R., 2005, Key research problems in NoC design: a holistic perspective, Proc. CODES+ISSS, 69--74.
[12]
Synopsys Synthesis Tutorial, DOI=http://www.facweb.iitkgp.ernet.in/~apal/lpcs2007/webpages/271_Syn_tut.pdf.
[13]
Yang M., Li T., Jiang Y., and Yang Y., 2005, Fault--tolerant routing schemes in RDT(2,2,1)/±--based interconnection network for networks--on--chip designs, Proc. ISPAN, 52--57.
[14]
Yang Y., Amano H., Shibamura H., and Sueyoshi T., 1993, Recursive diagonal torus: an interconnection network for massively parallel computers, Proc. 5th IEEE Symp. Parallel and Distrib. Processing, 591--594.
[15]
Yu Y., Yang M., Yang Y., and Jiang Y., 2005, A RDT--based interconnection network for scalable NoC designs, Proc. ITCC, 723--728.
[16]
Zheng S. Q. and Yang M., 2007, Algorithm--hardware codesign of fast parallel round--robin arbiters, IEEE Trans. Parallel and Distrib. Syst., 18, 1, 109--115.
Index Terms
- Scalable and fault-tolerant network-on-chip design usingthe quartered recursive diagonal torus topology
Recommendations
Research on next-generation scalable routers implemented with H-Torus topology
The exponential growth of user traffic has been driving routers to run at higher capacity. In a traditional router, the centralized switching fabric is becoming the bottleneck for its limited number of ports and complicated scheduling algorithms. Direct ...
Low power nanoscale buffer management for network on chip routers
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSINetwork-on-Chip (NoC) is an on-chip communication solution in the future system-on-a-chip (SoC) necessitating high performance operation with low power dissipation. We present a novel dynamic power management technique for low power NoC router buffers ...
Performance Analysis of Optad-NoC: A Novel Optimized Routing Algorithm and Intelligent Router for 3D Network-on-Chip
AbstractNowadays System-on-Chip (SoC) is an emerging technology in the world of Integrated Chip manufacturers. In SoC, many IP cores are integrated inside a chip. The technique for transferring the data in the form of packets from an IP core to another is ...
Comments
Information & Contributors
Information
Published In
May 2008
480 pages
ISBN:9781595939999
DOI:10.1145/1366110
- General Chairs:
- Vijay Narayanan,
- Zhiyuan Yan,
- Program Chairs:
- Enrico Macii,
- Sanjukta Bhanja
Copyright © 2008 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 04 May 2008
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
Acceptance Rates
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Upcoming Conference
GLSVLSI '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 238Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 09 Mar 2025
Other Metrics
Citations
Cited By
View all- Werner SNavaridas JLuján M(2016)A Survey on Design Approaches to Circumvent Permanent Faults in Networks-on-ChipACM Computing Surveys10.1145/288678148:4(1-36)Online publication date: 18-Mar-2016
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in