skip to main content
10.1145/1366110.1366202acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
poster

Experimental study on body-biasing layout style-- negligible area overhead enables sufficient speed controllability --

Published: 04 May 2008 Publication History

Abstract

Body-biasing is expected to be a common design technique, then area efficient implementation in layout has been demanded. Body-biasing outside standard cells is one of possible layouts. However in this case body-bias controllability, especially when forward bias is applied, is a concern. To investigate the controllability, we fabricated a ring oscillator in a 90nm technology, and measured the controllability. Our measurement result and evaluation of area efficiency reveal that body-biased circuits can be implemented with area overhead of less than 1% yet with sufficient speed controllability.

References

[1]
J. W. Tschanz, J. T. Kao, S. G. Narendra, R. Nair, D. A. Antoniadis, et al., "Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage,"in IEEE JSSC, vol. 37, No. 11, pp. 1396--1402, Nov, 2002.
[2]
S. Narendra, A. Keshavarzi, B. A. Bloechel, S. Borkar, and V. De, "Forward body bias for microprocessors in 130-nm technology generation and beyond," IEEE JSSC, vol. 38, No. 5, pp. 696--701, May, 2003.
[3]
T. Chen, and S. Naffziger: "Comparison of Adaptive Body Bias (ABB) and Adaptive Supply Voltage (ASV) for Improving Delay and Leakage Under the Presence of Process Variation,"in IEEE Trans. on Very Large Scale Integration Systems, vol. 11, no. 5, pp. 888--899 Oct. 2003.
[4]
S. G. Narendra, and A. Chandrakasan, "Leakage in Nanometer CMOS Technologies", Springer, 2006.
[5]
K. Furusawa, "Analysis and Application of Body Bias Controlled CMOS Circuits," Master Dissertation, Kyoto University, 2005.
[6]
S. Henzler, "Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies", Springer, pp. 52--55, 2007.
[7]
K. Nose, M. Hirabayashi, H. Kawaguchi, and T. Sakurai, "VTH-Hopping Scheme to Reduce Subthreshold Leakage for Low-Power Processors," in IEEE JSSC, vol. 37, no. 3, pp. 413--419 Mar. 2002.
[8]
J. M. Rabaey, and A. Chandrakasan, and B. Nikolic, "Digital Integrated Circuits 2nd Edition", Pearson Education, Inc. 2003.

Cited By

View all
  • (2014)Simulation Study of the Single-Event Effects Sensitivity in Nanoscale CMOS for Body-Biasing CircuitsIEEE Transactions on Device and Materials Reliability10.1109/TDMR.2014.230859214:2(639-644)Online publication date: Jun-2014
  • (2009)A Novel Low Area Overhead Body Bias FPGA Architecture for Low Power ApplicationsProceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI10.1109/ISVLSI.2009.51(193-198)Online publication date: 13-May-2009

Index Terms

  1. Experimental study on body-biasing layout style-- negligible area overhead enables sufficient speed controllability --

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      GLSVLSI '08: Proceedings of the 18th ACM Great Lakes symposium on VLSI
      May 2008
      480 pages
      ISBN:9781595939999
      DOI:10.1145/1366110
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 04 May 2008

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. body bias
      2. layout

      Qualifiers

      • Poster

      Conference

      GLSVLSI08
      Sponsor:
      GLSVLSI08: Great Lakes Symposium on VLSI 2008
      May 4 - 6, 2008
      Florida, Orlando, USA

      Acceptance Rates

      Overall Acceptance Rate 312 of 1,156 submissions, 27%

      Upcoming Conference

      GLSVLSI '25
      Great Lakes Symposium on VLSI 2025
      June 30 - July 2, 2025
      New Orleans , LA , USA

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)3
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 15 Feb 2025

      Other Metrics

      Citations

      Cited By

      View all
      • (2014)Simulation Study of the Single-Event Effects Sensitivity in Nanoscale CMOS for Body-Biasing CircuitsIEEE Transactions on Device and Materials Reliability10.1109/TDMR.2014.230859214:2(639-644)Online publication date: Jun-2014
      • (2009)A Novel Low Area Overhead Body Bias FPGA Architecture for Low Power ApplicationsProceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI10.1109/ISVLSI.2009.51(193-198)Online publication date: 13-May-2009

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Figures

      Tables

      Media

      Share

      Share

      Share this Publication link

      Share on social media