skip to main content
poster

Implementation and evaluation of a migration-based NUCA design for chip multiprocessors

Published: 02 June 2008 Publication History

Abstract

Chip Multiprocessors (CMPs) and Non-Uniform Cache Architectures (NUCAs) represent two emerging trends in computer architecture. Targeting future CMP based systems with NUCA type L2 caches, this paper proposes a novel data migration algorithm for parallel applications and evaluates it. The goal of this migration scheme is to determine a suitable location for each data block within a large L2 space at any given point during execution. A unique characteristic of the proposed scheme is that it models the problem of optimal data placement in the L2 cache space as a two dimensional post office placement problem, presents a practical architectural implementation of this model, and gives an evaluation of the proposed implementation.

References

[1]
B. M. Beckmann and D. A. Wood. Managing wire delay in large chip multiprocessor caches. In Proc. the International Symposium on Microarchitecture, 2004.
[2]
Z. Chishti, M. D. Powell, and T. N. Vijaykumar. Distance associativity for high-performance energy-efficient non-uniform cache architectures. In Proc. the International Symposium on Microarchitecture, 2003.
[3]
S. Borkar et al. Platform 2015: Intel processor and platform evolution for the next decade. Technology@Intel Magazine, Mar. 2005.
[4]
C. Kim, D. Burger, and S. Keckler. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In Proc. the International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.
[5]
P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, and G. Hallberg Simics: A full system simulation platform. IEEE Computer, 35(2), Feb. 2002.
[6]
http://www.tpc.org/
[7]
Standard Performance Evaluation Corporation. Specjbb2000 Java business benchmark. http://www.spec.org/osg/jbb2000/, 1998.
[8]
Standard Performance Evaluation Corporation. SPEC OMP. http://www.spec.org/hpg/omp2001/, Dec. 2005.
[9]
Standard Performance Evaluation Corporation. SPECWEB http://www.spec.org/web2005/

Cited By

View all
  • (2014)Exploiting replication to improve performances of NUCA-based CMP systemsACM Transactions on Embedded Computing Systems10.1145/256656813:3s(1-23)Online publication date: 28-Mar-2014
  • (2009)SEMCSProceedings of the 2009 WASE International Conference on Information Engineering - Volume 0210.1109/ICIE.2009.220(192-196)Online publication date: 10-Jul-2009
  • (2014)NoC-based fault-tolerant cache design in chip multiprocessorsACM Transactions on Embedded Computing Systems (TECS)10.1145/256793913:3s(1-26)Online publication date: 28-Mar-2014
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM SIGMETRICS Performance Evaluation Review
ACM SIGMETRICS Performance Evaluation Review  Volume 36, Issue 1
SIGMETRICS '08
June 2008
469 pages
ISSN:0163-5999
DOI:10.1145/1384529
Issue’s Table of Contents
  • cover image ACM Conferences
    SIGMETRICS '08: Proceedings of the 2008 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
    June 2008
    486 pages
    ISBN:9781605580050
    DOI:10.1145/1375457
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 June 2008
Published in SIGMETRICS Volume 36, Issue 1

Check for updates

Author Tags

  1. CMP
  2. NUCA
  3. data migration
  4. post office placement problem

Qualifiers

  • Poster

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 06 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2014)Exploiting replication to improve performances of NUCA-based CMP systemsACM Transactions on Embedded Computing Systems10.1145/256656813:3s(1-23)Online publication date: 28-Mar-2014
  • (2009)SEMCSProceedings of the 2009 WASE International Conference on Information Engineering - Volume 0210.1109/ICIE.2009.220(192-196)Online publication date: 10-Jul-2009
  • (2014)NoC-based fault-tolerant cache design in chip multiprocessorsACM Transactions on Embedded Computing Systems (TECS)10.1145/256793913:3s(1-26)Online publication date: 28-Mar-2014
  • (2010)Exploiting large on-chip memory space through data recomputation23rd IEEE International SOC Conference10.1109/SOCC.2010.5784683(513-518)Online publication date: Sep-2010
  • (2008)ACMProceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers10.1007/978-3-540-92990-1_26(355-372)Online publication date: 24-Dec-2008

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media