Zhen Zhang
ABSTRACT
In this paper we present a reconfigurable routing algorithm for a 2D-Mesh Network-on-Chip (NoC) dedicated to fault-tolerant, Massively Parallel Multi-Processors Systems on Chip (MP2-SoC). The routing algorithm can be dynamically reconfigured, to adapt to the modification of the micro-network topology caused by a faulty router. This algorithm has been implemented in a reconfigurable version of the DSPIN micro-network, and evaluated from the point of view of performance (penalty on the network saturation threshold), and cost (extra silicon area occupied by the reconfigurable version of the router).
- Alliance CAD.Google Scholar
- R. Boppana and S. Chalasani. Fault-tolerant wormhole routing algorithms for mesh networks. Computers. IEEE Transactions on, 44(7):848--864, 1995. Google ScholarDigital Library
- A. Chien and J. Kim. Planar-Adaptive Routing:Low-Cost Adaptive Networks for Multiprocessors. JACM, 42:91--123, 1995. Google ScholarDigital Library
- C. Cunningham and D. Avresky. Fault-tolerant adaptive routing for two-dimensional meshes. The 1 st IEEE Symposium on High-Performance Computer Architecture, pages 122--131, 1995. Google ScholarDigital Library
- W. Dally. Virtual-Channel Flow Control. IEEE Transactions on Parallel and Distributed Systems, 3(2):194--205. 1992. Google ScholarDigital Library
- W. Dally and C. Seitz. Deadlock-free message routing in multiprocessor interconnection networks. IEEE Transactions on Computers, 36(5):547--553, 1987. Google ScholarDigital Library
- DSPIN. http://www.lip6.fr/Direction/2005-05-13-DSPIN.pdf.Google Scholar
- J. Duato. A Necessary and Sufficient Condition for Deadlock-Free Adaptive Routing in Wormhole Networks. IEEE Transactions on Parallel and Distributed Systems, 6(10):1055--1067, 1995. Google ScholarDigital Library
- J. Duato. A Theory of Fault-Tolerant Routing in Wormhole Networks. IEEE Transactions on Parallel and Distributed Systems, 8(8):790--802, 1997. Google ScholarDigital Library
- S. Furber. Living with Failure: Lessons from Nature? Proceedings of the Eleventh IEEE European Test Symposium (ETS '06)-Volume 00, pages 4--8, 2006. Google ScholarDigital Library
- C. Glass and L. Ni. The turn model for adaptive routing. Proceedings of the 19th annual international symposium on Computer architecture, pages 278--287, 1992. Google ScholarDigital Library
- C. Glass and L. Ni. Fault-tolerant wormhole routing in meshes. Fault-Tolerant Computing, 1993. FTCS-23. Digest of Papers., The Twenty-Third International Symposium on, pages 240--249, 1993.Google ScholarCross Ref
- D. Linder and J. Harden. An Adaptive and Fault Tolerant Wormhole Routing Strategy for k-ary n-cubes. IEEE Transactions on Computers, 40(1):2--12, 1991. Google ScholarDigital Library
- L. Ni and P. McKinley. A Survey of Wormhole Routing Techniques in Direct Networks. Computer, 26(2):62--76, 1993. Google ScholarDigital Library
- I. Panades, A. Greiner, A. Sheibanyrad, and G. STMicroelcctronics. A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach. Nano-Networks and Workshops, 2006. Nano Net '06. 1st International Conference on, pages 1--5, 2006.Google ScholarCross Ref
- C. Su and K. Shin. Adaptive fault-tolerant deadlock-free routing in meshes and hypercubes. IEEE Transactions on Computers, 45(6):666--683, 1996. Google ScholarDigital Library
- S. Taktak, E. Encrenaz, and J. Desbarbieux. A Tool for Automatic Detection of Deadlock in Wormhole Networks on Chip. High-Level Design Validation and Test Workshop, 2006. Eleventh Annual IEEE International, pages 203--210, 2006.Google ScholarCross Ref
Index Terms
- A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip
Recommendations
A survey of routing algorithm for mesh Network-on-Chip
With the rapid development of semiconductor industry, the number of cores integrated on chip increases quickly, which brings tough challenges such as bandwidth, scalability and power into on-chip interconnection. Under such background, Network-on-Chip (...
S2DIO: an extended scalable 2D mesh network-on-chip routing reconfiguration for efficient bypass of link failures
AbstractThe paradigm of computing has shifted from computation-centric to communication-centric designs. Network-on-chip has emerged as an alternative interconnect mechanism for future multi-core designs. Transistor integration is approaching its limit, ...
Traffic-aware reconfigurable architecture for fault-tolerant 2D mesh NoCs
With the aggressive scaling of the VLSI technology, Networks-on-Chip (NoCs) are becoming more susceptible to faults. Therefore, designing reliable and efficient NoCs is of significant importance. The rerouting approach which is employed in most of the ...
Comments