Ravikishore Gandikota
ABSTRACT
Increasing process variation in the nanometer regime motivates the use of statistical static timing analysis tools for timing verification. As device dimensions get smaller, signal integrity effects such as crosstalk noise become more significant. Therefore, it is necessary to accurately model the impact of crosstalk noise on the circuit delay. Process variations cause variability in the crosstalk alignment which leads to the variability in the delay noise. However, most of the existing approaches model delay noise as a worst-case deterministic quantity. In this work, we capture the variability of delay noise by first deriving the closed-form expressions of mean and standard deviation of the delay noise distribution. Next, we obtain the correlation information of the delay noise and use it to represent the delay noise distribution in canonical form. Delay noise, in canonical form, can easily be integrated with existing SSTA tools. We show experimental results that verify the accuracy of our approach.
- P. D. Gross, R. Arunachalam, K. Rajagopal and L. T. Pilleggi,"Determining the Worst-Case Aggressor Alignment for Delay Calculation," in Proc. of International Conference on Computer Aided Design, pp. 212--219, 1998. Google Scholar
Digital Library
- A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhou, K. Gala, and R. Panda,"Statistical delay computation considering spatial correlations," in ACM/IEEE Asia-Pacific Design Automation Conference, 2003. Google ScholarDigital Library
- M. Orshansky and K. Keutzer,"A general probabilistic framework for worst case timing analysis," in Proc. of Design Automation Conference, pp. 556--561, 2002. Google ScholarDigital Library
- A. Agarwal, D. Blaauw, and V. Zolotov, "Statistical timing analysis using bounds and selective enumeration," in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 1243--1260, 2003. Google ScholarDigital Library
- H. Chang and S. Sapatnekar,"Statistical timing analysis considering spatial correlations using a single pert-like traversal," in Proc. of International Conference on Computer Aided Design, pp. 621--625, 2003. Google ScholarDigital Library
- C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, S. Narayan, "First-order incremental block-based statistical timing analysis" in Proc. of Design Automation Conference, pp. 331--336, 2004. Google ScholarDigital Library
- J. Le, X. Li and L. T. Pileggi, "STAC: Statistical Timing Analysis with Correlation," in Proc. of Design Automation Conference, pp. 343--348, 2004. Google ScholarDigital Library
- D. Sinha and H. Zhou, "A Unified Framework for Statistical Timing Analysis with Coupling and Multiple Input Switching," in Proc. of International Conference on Computer Aided Design, pp. 837--843, 2005. Google ScholarDigital Library
- R. Tayade, V. K. Kalyanam, S. Nassif, M. Orshansky and J. Abraham," Estimating Path Delay Distribution Considering Coupling Noise," in Proc. of ACM Great Lakes symposium on VLSI, pp. 61--66, 2007. Google ScholarDigital Library
- T. Sato, Y. Cao, D. Sylvester and C. Hu, "Characterization of Interconnect Coupling Noise using In-situ Delay Change Curve Measurements," in Proc. of IEEE ASIC/SOC Conference, pp. 321--325, 2000.Google Scholar
- K. Agarwal, T. Sato, Y. Cao, D. Sylvester and C. Hu, "Efficient Generation of Delay Change Curves for Noise-Aware Static Timing Analysis," in Proc. of Design Automation Conference, pp. 342--348, 2004. Google ScholarDigital Library
- K. Agarwal, M. Agarwal, D. Sylvester and D. Blaauw, "Statistical Interconnect Metrics for Physical Design Optimization" in IEEE Trans. of Computer Aided Design of Integrated Circuits and Systems, pp. 1273--1288, 2006. Google ScholarDigital Library
- A. B, Kahng, B. Liu, X. Xu, "Statistical Gate Delay Calculation with Crosstalk Alignment Considered" in Proc. of ACM Great Lakes symposium on VLSI, pp. 223--228, 2006. Google ScholarDigital Library
- A. Papoulis, S. U. Pillai, "Probability, Random Variables and Stochastic Processes", ISBN 0073660116, 4th edition, 2002.Google Scholar
- R. Gandikota, K. Chopra, D. Blaauw, D. Sylvester, M. Becer and J. Geada, "Victim Alignment in Crosstalk Aware Timing Analysis." in Proc. of International Conference on Computer Aided Design, 2007 Google ScholarDigital Library
- P. Chen, Y. Kukimoto, K. Keutzer, "Refining switching window by time slots for crosstalk noise calculation," in Proc. of International Conference on Computer Aided Design, pp. 583--586, 2002. Google ScholarDigital Library
Index Terms
- Modeling crosstalk in statistical static timing analysis
Recommendations
Statistical static timing analysis considering leakage variability in power gated designs
ISLPED '09: Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and designThis paper is the first to study the impact of fluctuations in virtual power supply rail (vvdd) of power-gated designs on the circuit timing, where the vvdd fluctuations are due to process-induced leakage variability. We present a Monte Carlo-based ...
Thermal stress aware 3D-IC statistical static timing analysis
GLSVLSI '13: Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSIIt is widely known that fabrication and thermal variations influence circuit delay. In three dimensional circuits (3D-ICs), due to the incorporation of through-silicon-vias (TSVs), thermal stress also becomes an increasing contributor to gate delay. As ...
Crosstalk Aware Static Timing Analysis: A Two Step Approach
ISQED '00: Proceedings of the 1st International Symposium on Quality of Electronic DesignInterconnect parasitic effects are one of the limiting factors for the performances of deep submicron VLSI designs, where the interconnect induced delay dominates over the gate delay. Furthermore, as coupling capacitance between wires increases due to ...
Comments