Impact of dynamic voltage and frequency scaling on the architectural vulnerability of GALS architectures

ABSTRACT

Aggressive technology scaling is increasing the impact of soft errors on microprocessor reliability. Dynamic Voltage Frequency Scaling (DFVS) algorithms are conventionally studied from a performance per watt basis. But applying DVFS impacts reliability as well. Since DVFS affects the occupancy of different pipeline structures, they impact the soft error masking seen at the architectural level. Architectural Vulnerability Factors (AVF) captures this masking and in this work we study the impact of DVFS on AVF in a GALS environment. We show that the AVF of pipeline structures could vary by as much as 80% between different DVFS algorithms. Since AVF has a significant impact on the Mean Time To Failure (MTTF) of a system, these results indicate that when choosing a particular DVFS algorithm their reliability impact cannot be ignored. Hence we provide the Vulnerability Efficiency for the DVFS algorithms which captures their ability to optimize performance, power and reliability. Our results show that a Non-DVFS environment optimizes vulnerability efficiency better than any of the DVFS algorithms.

References

1. A. Biswas, P. Racunas, R. Cheveresan, J. S. Emer, S. S. Mukherjee, and R. Rangan. Computing architectural vulnerability factors for address-based structures. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 532--543, 2005.
2. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. SIGARCH Comput. Archit. News, 28(2):83--94, 2000.
3. X. Fu, T. Li, and J. Fortes. Sim-soda: A framework for microarchitecture reliability analysis. In In Proceedings of the Workshop on Modeling, Benchmarking and Simulation (Held in conjunction with International Symposium on Computer Architecture), 2006.
4. A. Iyer and D. Marculescu. Power efficiency of voltage scaling in multiple clock, multiple voltage cores. In ICCAD '02: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, pages 379--386, New York, NY, USA, 2002. ACM.
5. X. Li, S. V. Adve, P. Bose, and J. A. Rivers. Softarch: An architecture level tool for modeling and analyzing soft errors. In Proceedings of the International Conference on Dependable Systems and Networks (DSN), pages 496--505, 2005.
6. G. Magklis, P. Chaparro, J. González, and A. González. Independent front-end and back-end dynamic voltage scaling for a gals microarchitecture. In ISLPED '06: Proceedings of the 2006 international symposium on Low power electronics and design, pages 49---54, New York, NY, USA, 2006. ACM.
7. S. Mukherjee, C. Weaver, J. Emer, S. Reinhardt, and T. Austin. A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor. In Proceedings of the International Symposium on Microarchitecture (MICRO), pages 29--40, December 2003.
8. G. Semeraro, D. H. Albonesi, S. G. Dropsho, G. Magklis, S. Dwarkadas, and M. L. Scott. Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, pages 356--367, Los Alamitos, CA, USA, 2002. IEEE Computer Society Press.
9. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically Characterizing Large Scale Program Behavior. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems(ASPLOS), October 2002.
10. P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi. Modeling the Effect of Technology Trends on Soft Error Rate of Combinational Logic. In Proceedings of the International Conference on Dependable Systems and Networks (DSN), June 2002.
11. E. Talpes and D. Marculescu. A critical analysis of application-adaptive multiple clock processors. In ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and design, pages 278--281, New York, NY, USA, 2003. ACM.
12. E. Talpes and D. Marculescu. Toward a multiple clock/voltage island design style for power-aware processors. IEEE Trans. Very Large Scale Integr. Syst., 13(5):591--603, 2005.
13. K. Ünlü, V. Narayanan, S. M.Cetiner, V. Degalahal, and M. J.Irwin. Neutron-induced soft error rate measurements in semiconductor memories. Nuclear Instruments and Methods in Physics Research A, 579:252--255, 2007.
14. C. Weaver, J. Emer, S. Mukherjee, and S. Reinhardt. Techniques to Reduce the Soft Error Rate of High-Performance Microprocessor. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 264--275, June 2004.
15. Q. Wu, P. Juang, M. Martonosi, and D. W. Clark. Formal online methods for voltage/frequency control in multiple clock domain microprocessors. SIGARCH Comput. Archit. News, 32(5):248--259, 2004.
16. Y. Zhu, D. H. Albonesi, and A. Buyuktosunoglu. A high performance, energy efficient gals processor microarchitecture with reduced implementation complexity. In ISPASS '05: Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, pages 42--53, Washington, DC, USA, 2005. IEEE Computer Society.

Index Terms

• Computer systems organization

  • Architectures