NetFPGA: reusable router architecture for experimental research

ABSTRACT

Our goal is to enable fast prototyping of networking hardware (e.g. modified Ethernet switches and IP routers) for teaching and research. To this end, we built and made available the NetFPGA platform. Starting from open-source reference designs, students and researchers create their designs in Verilog, and then download them to the NetFPGA board where they can process packets at line-rate for 4-ports of 1GE. The board is becoming widely used for teaching and research, and so it has become important to make it easy to re-use modules and designs. We have created a standard interface between modules, making it easier to plug modules together in pipelines, and to create new re-usable designs. In this paper we describe our modular design, and how we have used it to build several systems, including our IP router reference design and some extensions to it.

REFERENCES

• 1: S.-T. Chuang, A. Goel, N. McKeown, and B. Prabhakar. Matching Output Queueing with a Combined Input Output Queued Switch. In INFOCOM (3), pages 1169--1178, 1999.
• 2: N. Dukkipati, G. Gibb, N. McKeown, and J. Zhu. Building a RCP (Rate Control Protocol) Test Network. In Hot Interconnects, 2007.
• 3: N. Dukkipati, M. Kobayashi, R. Zhang-Shen, and N. McKeown. Processor Sharing Flows in the Internet. In Thirteenth International Workshop on Quality of Service (IWQoS), 2005.
• 4: M. Enachescu, Y. Ganjali, A. Goel, N. McKeown, and T. Roughgarden. Routers With Very Small Buffers. In IEEE Infocom, 2006.
• 5: N. Gude, T. Koponen, J. Pettit, B. Pfaff, M. Casado, N. McKeown, and S. Shenker. NOX: Towards an Operating System for Networks. To appear.
• 6: M. Handley, E. Kohler, A. Ghosh, O. Hodson, and P. Radoslavov. Designing Extensible IP Router Software. In NSDI'05: Proceedings of the 2nd conference on Symposium on Networked Systems Design & Implementation, pages 189--202, Berkeley, CA, USA, 2005. USENIX Association.
• 7: IEEE. IEEE 1588 - 2002, Precision Time Protocol. Technical report, IEEE, 2002.
• 8: S. Iyer, R. R. Kompella, and N. McKeown. Designing Packet Buffers for Router Line Cards. Technical report, Stanford University High Performance Networking Group, 2002.
• 9: J. W. Lockwood, N. McKeown, G. Watson, G. Gibb, P. Hartke, J. Naous, R. Raghuraman, and J. Luo. NetFPGA - An Open Platform for Gigabit-Rate Network Switching and Routing. In MSE '07: Proceedings of the 2007 IEEE International Conference on Microelectronic Systems Education, pages 160--161, Washington, DC, USA, 2007. IEEE Computer Society.
• 10: N. McKeown. The iSLIP Scheduling Algorithm for Input-Queued Switches. IEEE/ACM Trans. Netw., 7(2):188--201, 1999.
• 11: N. McKeown, T. Anderson, H. Balakrishnan, G. Parulkar, L. Peterson, J. Rexford, S. Shenker, and J. Turner. OpenFlow: Enabling Innovation in College Networks. Soon to appear in ACM Computer Communication Review.
• 12: NetFPGA Development Team. NetFPGA User's and Developer's Guide. Can be found at http://netfpga.org/static/guide.html.
• 13: OpenFlow Consortium. OpenFlow Switch Specification. Available at http://openflowswitch.org/documents.html.
• 14: Stanford University. Pee-Wee OSPF Protocol Details. Can be found at http://yuba.stanford.edu/cs344 public/docs/pwospf ref.txt

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Sequential circuits

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Parallel circuits

  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.5 Local and Wide-Area Networks
          Subjects: Internet (e.g., TCP/IP); Ethernet (e.g., CSMA/CD); High-speed (e.g., FDDI, fiber channel, ATM)
      C.2.6 Internetworking
          Subjects: Routers

General Terms:
Design

Keywords:
modular design, netfpga, reuse