Ricardo Chaves
Leonel Sousa
ABSTRACT
This paper presents an improved hardware structure for the computation of the Whirlpool hash function. By merging the round key computation with the data compression and by using embedded memories to perform part of the Galois Field (28) multiplication, a core can be implemented in just 43% of the area of the best current related art while achieving a 12% higher throughput. The proposed core improves the Throughput per Slice compared to the state of the art by 160%, achieving a throughput of 5.47 Gbit/s with 2110 slices and 32 BRAMs on a VIRTEX II Pro FPGA. Results for a real application are also presented by considering a polymorphic computational approach.
- R. Chaves, G. Kuzmanov, L. A. Sousa, and S. Vassiliadis. Improving SHA-2 hardware implementations. In Workshop on Cryptographic Hardware and Embedded Systems, CHES 2006, October 2006. Google Scholar
Digital Library
- R. Chaves, G. Kuzmanov, S. Vassiliadis, and L. A. Sousa. Reconflgurable memory based AES co-processor. In Proceedings of the 13th Reconflgurable Architectures Workshop (RAW 2006), page 192, April 2006. Google ScholarDigital Library
- J. DAEMEN and RIJMEN. The design of Rijndael. AES-The Advanced Encryption Standard. Springer-Verlag, 2002. Google ScholarDigital Library
- P. Kitsos and O. Koufopavlou. Efficient architecture and hardware implementation of the Whirlpool hash function. IEEE Transactions on Consumer Electronics, 50:208--213, February 2004. Google ScholarDigital Library
- V. Klima. Finding MD5 collisions a toy for a notebook. Cryptology ePrint Archive, Report 2005/075, 2005.Google Scholar
- M. McLoone, C. Mclvor, and A. Savage. High-Speed Hardware Architectures of the Whirlpool Hash Function. In G. J. Brebner, S. Chakraborty, and W.-F. Wong, editors, FPT, pages 147--162. IEEE, 2005.Google Scholar
- N. Pramstaller, C. Rechberger, and V. Rijmen. A compact FPGA implementation of the hash function Whirlpool. In S. J. E. Wilton and A. DeHon, editors, FPGA, pages 159--166. ACM, 2006. Google ScholarDigital Library
- V. Rijmen and P. S. L. M. Barreto. The WHIRLPOOL hash function. World-Wide Web document, 2001.Google Scholar
- S. Vassiliadis, S. Wong, G. N. Gaydadjiev, K. Bertels, G. Kuzmanov, and E. M. Panainte. The Molen polymorphic processor. IEEE Transactions on Computers, pages 1363--1375, November 2004. Google ScholarDigital Library
- X. Wang, Y. L. Yin, and H. Yu. Finding collisions in the full SHA-1. In V. Shoup, editor, CRYPTO, volume 3621 of Lecture Notes in Computer Science, pages 17--36. Springer, 2005. Google ScholarDigital Library
Index Terms
- Merged computation for Whirlpool hashing
Recommendations
Compact hardware design of Whirlpool hashing core
DATE '07: Proceedings of the conference on Design, automation and test in EuropeWeaknesses have recently been found in the widely used cryptographic hash functions SHA-1 and MD5. A potential alternative for these algorithms is the Whirlpool hash function, which has been standardized by ISO/IEC and evaluated in the European research ...
SoPC Implementation of Whirlpool Hash Function
ICSENG '11: Proceedings of the 2011 21st International Conference on Systems EngineeringThis paper presents a System on Programmable Chip (SoPC) implementation of the Whirlpool Hash Function (WHF). Realization is performed with use of embedded soft-processor NIOS II with C application for testing the WHF algorithm. Due to highly intensive ...
Meet-in-the-middle preimage attacks on AES hashing modes and an application to whirlpool
FSE'11: Proceedings of the 18th international conference on Fast software encryptionWe study the security of AES in the open-key setting by showing an analysis on hash function modes instantiating AES including Davies-Meyer, Matyas-Meyer-Oseas, and Miyaguchi-Preneel modes. In particular, we propose preimage attacks on these ...
Comments