Behnam Amelifard
Massoud Pedram
ABSTRACT
This paper presents a current source model (CSM) of a CMOS logic cell, which captures simultaneous switching of multiple inputs while accounting for the effect of internal node voltages of the logic cell. Characterization procedures for various components of the proposed CSM are described and application of the model to output waveform computation is discussed. Experimental results to assess the accuracy and efficiency of the proposed multiple input switching CSM in the context of noise and timing analyses in VLSI circuits are reported.
- D. Blaauw, V. Zolotov, and S. Sundareswaran, "Slope propagation in static timing analysis," IEEE Trans. Computer Aided-Design of Integrated Circuits & Systems., vol. 21, no. 10, pp. 1180--1195, 2002. Google Scholar
Digital Library
- J. F. Croix and D. F. Wong, "Blade and razor: cell and interconnect delay analysis using current-based models," in Proc. Design Automation Conference, pp. 386--389, 2003. Google ScholarDigital Library
- I. Keller, K. Tseng, and N. Verghese, "A robust cell-level crosstalk delay change analysis," in Proc. of International Conference on Computer Aided Design, pp. 147--154, 2004. Google ScholarDigital Library
- P. Li and E. Acar, "Waveform independent gate models for accurate timing analysis", in Proc. International Conference on Computer Design, pp. 363--365, 2005. Google ScholarDigital Library
- H. Fatemi, S. Nazarian, and M. Pedram, "Statistical logic cell delay analysis using a current-based model," in Proc. Design Automation Conference, pp. 253--256, 2006. Google ScholarDigital Library
- L.-C. Chen, S. K. Gupta, and M. A. Breuer, "A new gate delay model for simultaneous switching and its applications," in Proc. Design Automation Conference, pp. 289--294, 2001. Google ScholarDigital Library
- C. Amin, C. Kashyap, N. Menezes, K. Killpack, and E. Chiprout, "A multi-port current source model for multiple-input switching effects in CMOS library cells," in Proc. Design Automation Conference, pp. 247--252, 2006. Google ScholarDigital Library
- http://www.synopsys.com/products/mixedsignal/hspice/hspice.htmlGoogle Scholar
Index Terms
- A current source model for CMOS logic cells considering multiple input switching and stack effect
Recommendations
A multi-port current source model for multiple-input switching effects in CMOS library cells
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceThe problem of multiple-input switching (MIS) has been mostly ignored by the timing CAD community. Not modeling MIS for timing can result in as much as 100% error in stage delay and slew calculation. The impact is especially severe on stages immediately ...
Leakage current estimation of CMOS circuit with stack effect
AbstractLeakage current of CMOS circuit increases dramatically with the technology scaling down and has become a critical issue of high performance system. Subthreshold, gate and reverse biased junction band-to-band tunneling (BTBT) leakages are ...
Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling
DAC '03: Proceedings of the 40th annual Design Automation ConferenceDramatic increase of subthreshold, gate and reverse biased junction band-to-band-tunneling (BTBT) leakage in scaled devices, results in the drastic increase of total leakage power in a logic circuit. In this paper a methodology for accurate estimation ...
Comments