Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	William 3. Dally and P. Song. Design of a self-timed VLSI multicomputer communications controller, pages 230-234, 1987.
	2	Susan Dickey , Allan Gottlieb , Richard Kenner, Using VLSI to reduce serialization and memory traffic in shared memory parallel computers, Proceedings of the fourth MIT conference on Advanced research in VLSI, p.299-316, June 1986, Cambridge, Massachusetts, United States
	3	Susan R. Dickey and Richard Kenner. Using qualified clocks in the NORA clocking methodology to implement a systolic queue design. Proceedings of the Brown/MIT Conference on Advanced Research in VLSI, March 1992.
	4	Susan R. Dickey and Richard Kenner. A combining switch for the NYU Ultracomputer. Ultracomputer Note No. 178, New York University, February 1992.
	5	Susan R. Dickey, Richard Kenner, Marc Snir, and Jon Solworth. A VLSI combining network for the NYU U1- tracomputer, international Conference on Computer Design, pages 110-113, 1985.
	6	Susan R. Dickey, Richard Kenner, and Patricia Teller. The design of processing elements on a multiprocessor system with a high-bandwidth, high-latency interconnection network. Proceedings of the 22nd Annual Hawaii International Conference on System Sciences, pages 319-328, January 1989.
	7	Susan R. Dickey and Ora E. Percus. Performances difference among combining switch architectures. Proceedings of the 21st Annual International Conference on Parallel Processing, August 1992.
	8	Jan Edler , Allan Gottlieb , Clyde P. Kruskal , Kevin P. McAuliffe , Larry Rudolph , Marc Snir , Patricia J. Teller , James Wilson, Issues related to MIMD shared-memory computers: the NYU ultracomputer approach, Proceedings of the 12th annual international symposium on Computer architecture, p.126-135, June 17-19, 1985, Boston, Massachusetts, United States
	9	Lance A. Glasser , Charles A. Zukowski, Continuous Models for Communication Density Constraints on Multiprocessor Performance, IEEE Transactions on Computers, v.37 n.6, p.652-656, June 1988  [doi>10.1109/12.2204 ]
	10	James R. Goodman , Mary K. Vernon , Philip J. Woest, Efficient synchronization primitives for large-scale cache-coherent multiprocessors, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.64-75, April 03-06, 1989, Boston, Massachusetts, United States
	11	Allan Gottlieb , Clyde P. Kruskal, Coordinating parallel processors: a partial unification, ACM SIGARCH Computer Architecture News, v.9 n.6, p.16-24, October 1981  [doi>10.1145/859515.859517]
	12	Allan Gottfieb, Boris Lubachevsky, and Larry Rudolph. Coordinating large numbers of processors. International Conference on Parallel Processin9, 1981.
	13	Allan Gottlieb , Boris D. Lubachevsky , Larry Rudolph, Basic Techniques for the Efficient Coordination of Very Large Numbers of Cooperating Sequential Processors, ACM Transactions on Programming Languages and Systems (TOPLAS), v.5 n.2, p.164-189, April 1983  [doi>10.1145/69624.357206]
	14	Leo J. Guibas and Frank M. Liang. Systofic stacks, queues and counters. MIT Conference on Advanced Research in VLSI, pages 155-164, 1982.
	15	Yarsun Hsu, Shiwei Wang, and C. J. Tan. A novel message switch for highly parallel systems. International Conference on Computer Design, pages 150-155, 1989.
	16	Byung-Chang Kang, Gyung Ho Lee, and Richard Kain. Performance of multistage combining networks. In Proceedings of the 1991 International Conference on Parallel Processing, pages 550-553, August 1991.
	17	Byung-ChangHo Kang , Gyungtto Lee , Richard Kain, A performance bound analysis of multistage combining networks using a probabilistic model, Proceedings of the 5th international conference on Supercomputing, p.448-457, June 17-21, 1991, Cologne, West Germany  [doi>10.1145/109025.109128]
	18	P. Kermani and Leonard Kleinrock. Virtual cutthrough: A new computer communication switching technique. Computer Networks, 3:267-286, 1979.
	19	T. F. Knight, Jr., Technologies for low latency interconnection switches, Proceedings of the first annual ACM symposium on Parallel algorithms and architectures, p.351-358, June 18-21, 1989, Santa Fe, New Mexico, United States  [doi>10.1145/72935.72973]
	20	Clyde P. Kruskal and Marc Snir. Optimal interconnection networks for parallel processors: the importance of being square. In Y. Yemini, editor, Current Advances in Distributed Computing and Communications, pages 91-113. Computer Science Press, 1987.
	21	C. P. Kruskal , M. Snir, Cost-bandwidth tradeoffs for communication networks, Proceedings of the first annual ACM symposium on Parallel algorithms and architectures, p.32-41, June 18-21, 1989, Santa Fe, New Mexico, United States  [doi>10.1145/72935.72939]
	22	Clyde P. Kruskal and Marc Snir. The performance of multistage interconnection networks for multiprocessors. 1EEE Transactions on Computers, 32(12):1091- 1098, December 1983.
	23	Clyde P. Kruskal, Marc Snir, and Allan Weiss. On the distribution of delays in buffered multistage interconnection networks for uniform and nonuniform traffic. Proceedings of the 1984 International Conference on Parallel Processing, pages 215-219, 1984.
	24	D. H. Lawrie. Access and alignment of data in an array processor. 1EEE Transactions on Computers, C- 24:1145-!155, December 1975.
	25	G. Lee, A Performance Bound of Multistage Combining Networks, IEEE Transactions on Computers, v.38 n.10, p.1387-1395, October 1989  [doi>10.1109/12.35834 ]
	26	Gyung Ho Lee, Clyde P. Kruskal, and David J. Kuck. The effectiveness of combining in shared memory parallel computers in the presence of 'hot spots'. In Proceedings of the 1986 International Conference on Parallel Processing, pages 35-41, August 1986.
	27	Yue-Sheng Liu , Allan Gottlieb, Architecture and performance of processor-memory interconnection networks for mimd shared memory parallel processing systems, 1990
	28	Ora E. Percus and Susan R. Dickey. Performance analysis of clock-regulated queues with output multiplexing in three different 2 by 2 crossbar switch architectures. Journal of Parallel and Distributed Computing, 1992.
	29	Ora E. Percus , J. K. Percus, Elementary properties of clock-regulated queues, SIAM Journal on Applied Mathematics, v.50 n.4, p.1166-1175, Aug. 1990  [doi>10.1137/0150070]
	30	Gregory F. Pfister and Allan Norton. 'Hot spot' contention and combining in multistage interconnect networks. IEEE Transactions on Computers, C- 34(10):943-948, 1985.
	31	Marc Snir and Jon Solworth. The Ultraswitch - a VLSI network node for parallel processing. Ultracomputer Note No. 39, New York University, January 1984.
	32	Monica C. Wong. A combining Omega network: Performance vs. implementation. IBM Research Report, RC 11977, June 1991.
	33	Pen-Chung Yew, Nian-Feng Tzeng, and Duncan H. Lawrie. Distributing hot-spot addressing in large-scale multiprocessors. In Proceedings of the 1986 International Conference on Parallel Processing, pages 51-58, August 1986.

• Data structures for quadtree approximation and compression Communications of the ACM   28, 9
  Hanan Samet
  
  
• A hierarchical single-key-lock access control using the Chinese remainder theorem Proceedings of the 1992 ACM/SIGAPP Symposium on Applied computing
  Kim S. Lee ,  Huizhu Lu ,  D. D. Fisher
  
  
• The GemStone object database management system Communications of the ACM   34, 10
  Paul Butterworth ,  Allen Otis ,  Jacob Stein
  
  
• An intelligent component database for behavioral synthesis Proceedings of the 27th ACM/IEEE conference on Design automation
  Gwo-Dong Chen ,  Daniel D. Gajski
  
  
• Putting innovation to work: adoption strategies for multimedia communication systems Communications of the ACM   34, 12
  Ellen Francik ,  Susan Ehrlich Rudman ,  Donna Cooper ,  Stephen Levine