research-article

Distributed and low-power synchronization architecture for embedded multiprocessors

Authors:

CODES+ISSS '08: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis

Pages 73 - 78

https://doi.org/10.1145/1450135.1450153

Published: 19 October 2008 Publication History

Get Access

Abstract

In this paper we present a framework for a distributed and very low-cost implementation of synchronization controllers and protocols for embedded multiprocessors. The proposed architecture effectively implements the queued-lock semantics in a completely distributed way. The proposed approach to synchronization implementation not only completely eliminates the overwhelming bus contention traffic when multiple cores compete for a synchronization variable, but also achieves very high energy efficiency as the local synchronization controller can efficiently determine, without any bus transactions or local cache spinning, the exact timing of when the lock is made available to the local processor. Application-specific information regarding synchronization variables in the local task is exploited in implementing the distributed synchronization protocol. The local synchronization controllers enable the system software or the thread library to implement various low-power policies, such as disabling the cache accesses or even completely powering down the local processor while waiting for a synchronization variable.

References

[1]

B. Akgul and V. Mooney, "PARLAK: Parameterized Lock Cache Generator", in Design Automation and Test in Europe (DATE), pp. 1138 -- 1139, 2003.

Digital Library

Google Scholar

[2]

M. Monchiero, G. Palermo, C. Silvano and O. Villa, "Efficient Synchronization for Embedded On-Chip Multiprocessors", IEEE Transactions on Very Large Scale Integration Systems, vol. 14, n. 10, pp. 1049--1062, October 2006.

Digital Library

Google Scholar

[3]

A. Marongiu, L. Benini and M. Kandemir, "Lightweight barrier-based parallelization support for non-cache-coherent MPSoC platforms", in CASES, pp. 145--149, 2007.

Digital Library

Google Scholar

[4]

B. Akgul, J. Lee and V. Mooney, "A system-on-a-chip lock cache with task preemption support", in Conference on Compilers, Architecture, and Aynthesis for Embedded Systems (CASES), pp. 149--157, 2001.

Digital Library

Google Scholar

[5]

C. Yang and A. Orailoglu, "Light-weight synchronization for inter-processor communication acceleration on embedded MPSoCs", in CASES, pp. 150--154, 2007.

Digital Library

Google Scholar

[6]

J. Li, J. Martinez and M. Huang, "The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory Multiprocessors", in International Symposium on High Performance Computer Architecture (HPCA), 2004.

Digital Library

Google Scholar

[7]

O. Golubeva, M. Loghi and M. Poncino, "On the energy efficiency of synchronization primitives for shared-memory single-chip multiprocessors", in Great Lakes Symposium on VLSI (GLSVLSI), pp. 489--492, 2007.

Digital Library

Google Scholar

[8]

B. Saglam and V. Mooney, "System-on-a-chip processor synchronization support in hardware", in Design, Automation and Test in Europe (DATE), pp. 633--641, 2001.

Digital Library

Google Scholar

[9]

J. Singh,W-D.Weber and A. Gupta, "SPLASH: Stanford parallel applications for shared-memory", SIGARCH Computer Architectures News, vol. 20, n. 1, pp. 5--44, 1992.

Digital Library

Google Scholar

[10]

M-L. Li, R. Sasanka, S. Adve, Y-K. Chen and E. Debes, "The ALPBench benchmark suite for complex multimedia applications", in International Symposium on Workload Characterization, pp. 34--45, October 2005.

Google Scholar

[11]

C. Lee, M. Potkonjak and W. H. Mangione-Smith, "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems", in 30th MICRO, pp. 330--335, December 1997.

Digital Library

Google Scholar

[12]

M.R Guthaus, J. S. Ringenberg, D. Ernst, T.M. Austin, T. Mudge and R.B. Brown, "MiBench: A free, commercially representative embedded benchmark suite", in WWC, pp. 3--14, Dec 2001.

Digital Library

Google Scholar

[13]

N. Binkert, R. Dreslinski, L. Hsu, K. Lim, A. Saidi and S. Reinhardt, "The M5 Simulator: Modeling Networked Systems", IEEE Micro, vol. 26, n. 4, pp. 52--60, 2006.

Digital Library

Google Scholar

[14]

D. Tarjan, S. Thoziyoor and N. Jouppi, "CACTI 4.0: An Integrated Cache Timing, Power and Area Model", Technical report, HP Laboratories Palo Alto, June 2006.

Google Scholar

Cited By

View all

Kim SLee SJun MLee BRo WChung EGaudiot J(2014)$C\!\!-\!\!Lock$ : Energy Efficient Synchronization for Embedded Multicore SystemsIEEE Transactions on Computers10.1109/TC.2013.8463:8(1962-1974)Online publication date: Aug-2014
https://doi.org/10.1109/TC.2013.84
Zhang DLu LCastrillon JKempf TAscheid GLeupers RVanthournout B(2013)Efficient Implementation of Application-Aware Spinlock Control in MPSoCsInternational Journal of Embedded and Real-Time Communication Systems10.4018/jertcs.20130101044:1(64-84)Online publication date: 1-Jan-2013
https://doi.org/10.4018/jertcs.2013010104
Rutgers JBekooij MSmit G(2012)An efficient asymmetric distributed lock for embedded multiprocessor systems2012 International Conference on Embedded Computer Systems (SAMOS)10.1109/SAMOS.2012.6404172(176-182)Online publication date: Jul-2012
https://doi.org/10.1109/SAMOS.2012.6404172
Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

CODES+ISSS '08: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis

October 2008

288 pages

ISBN:9781605584706

DOI:10.1145/1450135

Program Chairs:
Catherine Gebotys
University of Waterloo, Canada
,
Grant Martin
Tensilica, USA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 October 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ESWEEK 08

Sponsor:

ESWEEK 08: Fourth Embedded Systems Week

October 19 - 24, 2008

GA, Atlanta, USA

Acceptance Rates

CODES+ISSS '08 Paper Acceptance Rate 44 of 143 submissions, 31%;

Overall Acceptance Rate 280 of 864 submissions, 32%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
302
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 08 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Kim SLee SJun MLee BRo WChung EGaudiot J(2014)$C\!\!-\!\!Lock$ : Energy Efficient Synchronization for Embedded Multicore SystemsIEEE Transactions on Computers10.1109/TC.2013.8463:8(1962-1974)Online publication date: Aug-2014
https://doi.org/10.1109/TC.2013.84
Zhang DLu LCastrillon JKempf TAscheid GLeupers RVanthournout B(2013)Efficient Implementation of Application-Aware Spinlock Control in MPSoCsInternational Journal of Embedded and Real-Time Communication Systems10.4018/jertcs.20130101044:1(64-84)Online publication date: 1-Jan-2013
https://doi.org/10.4018/jertcs.2013010104
Rutgers JBekooij MSmit G(2012)An efficient asymmetric distributed lock for embedded multiprocessor systems2012 International Conference on Embedded Computer Systems (SAMOS)10.1109/SAMOS.2012.6404172(176-182)Online publication date: Jul-2012
https://doi.org/10.1109/SAMOS.2012.6404172
Zhang DLu LCastrillon JKempf TAscheid GLeupers RVanthournout B(2012)Application-aware spinlock control using a hardware scheduler in MPSoC platforms2012 International Symposium on System on Chip (SoC)10.1109/ISSoC.2012.6376352(1-6)Online publication date: Oct-2012
https://doi.org/10.1109/ISSoC.2012.6376352
Chen XLu ZJantsch AChen S(2010)Handling shared variable synchronization in multi-core Network-on-Chips with distributed memory23rd IEEE International SOC Conference10.1109/SOCC.2010.5784680(467-472)Online publication date: Sep-2010
https://doi.org/10.1109/SOCC.2010.5784680
Chen XLu ZJantsch AChen SLu JWu H(2010)Supporting Efficient Synchronization in Multi-core NoCs Using Dynamic Buffer Allocation TechniqueProceedings of the 2010 IEEE Annual Symposium on VLSI10.1109/ISVLSI.2010.16(462-463)Online publication date: 5-Jul-2010
https://dl.acm.org/doi/10.1109/ISVLSI.2010.16

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Recommendations

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations