research-article

Highly-cited ideas in system codesign and synthesis

Authors:

Tony GivargisAuthors Info & Claims

CODES+ISSS '08: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis

Pages 191 - 196

https://doi.org/10.1145/1450135.1450178

Published: 19 October 2008 Publication History

Abstract

We conducted a study of citations of papers published between 1996 and 2006 in the CODES and ISSS conferences, representing the hardware/software codesign and system synthesis community. Citations, meaning non-self-citations only, were considered from all papers known to Google Scholar, as well as only from subsequent CODES/ISSS papers. We list the most-cited CODES/ISSS papers of each year, summarizing their topics, and discussing common features of those papers. For comparison purposes, we also measured citations for the computer architecture community's ISCA and MICRO conferences, and for the field-programmable gate array community's FPGA and FCCM conferences. We point out several interesting differences among the citation patterns of the three communities.

References

[1]

Google Scholar from Wikipedia. http://en.wikipedia.org/wiki/Google_Scholar.

[2]

S. Aditya, B. Ramakrishna Rau, V. Kathail. Automatic architectural synthesis of VLIW and EPIC processors. Int. Symp. on System Synthesis (ISSS), 1999, p. 107.

Digital Library

[3]

M. Arnold, H. Corporaal. Designing domain-specific processors. Int. Symp. on Hardware/Software Co-Design (CODES), 2001, pp. 61--66.

Digital Library

[4]

K. Atasu, G. Dündar, C. Özturan. An integer linear programming approach for identifying instruction-set extensions. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2005, pp. 172--177.

Digital Library

[5]

R. Banakar, S. Steinke, B. Lee, M. Balakrishnan, P. Marwedel. Scratchpad memory: design alternative for cache on-chip memory in embedded systems. Int. Symp. on Hardware/Software Co-Design (CODES), 2002, pp. 73--78.

Digital Library

[6]

P. Bjørn-Jørgensen and J. Madsen. Critical path driven cosynthesis for heterogeneous target architectures. Int. Workshop on Hardware/Software Codesign (CODES/CASHE), 1997, pp. 15--19.

Digital Library

[7]

J. Buck, R. Vaidyanathan. Heterogeneous modeling and simulation of embedded systems in El Greco. Int. Workshop on Hardware/Software Co-Design (CODES), 2000, pp. 142--146.

Digital Library

[8]

M. Coenen, S. Murali, A. Ruadulescu, K. Goossens, G. De Micheli. A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2006, pp. 130--135.

Digital Library

[9]

R.P. Dick and W. Wolf. TGFF: Task graphs for free. Int. Workshop on Hardware/Software Codesign (CODES/CASHE), 1998, pp. 97--101.

Digital Library

[10]

A. Donlin. Transaction level modeling: flows and use models. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2004, pp. 75--80.

Digital Library

[11]

S.A. Edwards. Compiling Esterel into sequential code. Int. Workshop on Hardware/Software Co-Design (CODES/CASHE), California, 1999, pp. 147--151.

Digital Library

[12]

M. Gasteier and M. Glesner. Bus--based communication synthesis on system-level. Int. Symp. on System Synthesis (ISSS), 1996, pp. 65--70.

Digital Library

[13]

T. Grandpierre, C. Lavarnenne, Y. Sorel. Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors. Int. Workshop on Hardware/Software Co-Design (CODES/CASHE), 1999, pp. 74--78.

Digital Library

[14]

A. Hansson, K. Goossens, A. RÎdulescu. A unified approach to constrained mapping and routing on network-on-chip architectures. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2005, pp. 75--80.

Digital Library

[15]

J. Hou and W. Wolf. Process partitioning for distributed embedded systems. Int. Workshop on Hardware/Software Co-Design (CODES/CASHE), 1996, pp. 70--76.

Digital Library

[16]

Y. Jin, N. Satish, K. Ravindran, K. Keutzer. An automated exploration framework for FPGA-based soft multiprocessor systems. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2005, pp. 273--278.

Digital Library

[17]

A. Kejariwal, A.V. Veidenbaum, A. Nicolau, M. Girkarmark, X. Tian, H. Saito. Challenges in exploitation of loop parallelism in embedded applications. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2006, pp. 173--180.

Digital Library

[18]

B. Kienhuis, E. Rijpkema, E. Deprettere. Compaan: deriving process networks from Matlab for embedded signal processing architectures. Int. Workshop on Hardware/Software Co-Design (CODES), 2000, pp. 13--17.

Digital Library

[19]

P.V. Knudsen and J. Madsen. Integrating communication protocol selection with partitioning in Hardware/Software Co-Design. Int. Symp. on System Synthesis (ISSS), 1998, pp. 111--116.

Digital Library

[20]

P.V. Knudsen and J. Madsen. PACE: A dynamic programming algorithm for hardware/software partitioning. Int. Workshop on Hardware/Software Co-Design (CODES/CASHE), 1996, pp. 85--92.

Digital Library

[21]

T. Kogel, M. Doerper, A. Wieferink, R. Leupers, G. Ascheid, H. Meyr, S. Goossens. A modular simulation framework for architectural exploration of on-chip interconnection networks. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2003, pp. 7--12.

Digital Library

[22]

P. Kohout, B. Ganesh, B. Jacob. Hardware support for real-time operating systems. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2003, pp. 45--51.

Digital Library

[23]

K. Kuchcinski. Embedded system synthesis by timing constraints solving. Int. Symp. on System Synthesis (ISSS), 1997, pp. 50.

Digital Library

[24]

C. Lee, J. Kuen Lee, T. Hwang, S. Tsai. Compiler optimization on instruction scheduling for low power. Int. Symp. on System Synthesis (ISSS), 2000, pp. 55--60.

Digital Library

[25]

R. Leupers, F. David. A uniform optimization technique for offset assignment problems. Int. Symp on System Synthesis (ISSS), 1998, p 3.

Digital Library

[26]

J. Liu, M. Lajolo, A. Sangiovanni-Vincentelli. Software timing analysis using HW/SW cosimulation and instruction set simulator. Int. Workshop on Hardware/Software Co-Design (CODES/CASHE), 1998, pp. 65--69.

Digital Library

[27]

Y. Lu, L. Benini, G. De Micheli. Low-power task scheduling for multiple devices. Int. Workshop on Hardware/Software Co-Design (CODES), 2000, pp. 39--43.

Digital Library

[28]

G. Martin, L. Lavagno, J. Louis-Guerin. Embedded UML: A Merger of real-time UML and co-design. Int. Symp. on Hardware/Software Co-Design (CODES), 2001, pp. 23--28.

Digital Library

[29]

H.S. Negi, T. Mitra, A. Roychoudhury. Accurate estimation of cache-related preemption delay. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2003, pp. 2--12.

Digital Library

[30]

H. Nikolov, T. Stefanov, E. Deprettere. Multi-processor system design with ESPAM. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2006, pp. 211--216.

Digital Library

[31]

J. Oeberg, A. Kumar and Ahmed Royal. Grammar-based hardware synthesis of data communication protocols. Int. Symp. on System Synthesis, 1996, pp. 14--19.

Digital Library

[32]

U.Y. Ogras, J. Hu, R. Marculescu. Key research problems in NoC design: a holistic perspective. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2005, pp. 69--74.

Digital Library

[33]

T. Okuma, T. Ishihara, H. Yasuura. Real-time task scheduling for a variable-voltage processor. Int. Symp. on System Synthesis (ISSS), 1999, pp. 25--29.

Digital Library

[34]

M. Palesi, T. Givargis. Multi-objective design space exploration using genetic algorithms. Int. Symp. on Hardware/Software Co-Design (CODES), 2002, pp. 67--72.

Digital Library

[35]

P. R. Panda. SystemC: A modeling platform supporting multiple design abstractions. Int. Symp. on System Synthesis (ISSS), 2001, pp. 75--80.

Digital Library

[36]

P.R. Panda, N.D. Dutt, and A. Nicolau. Architectural exploration and optimization of local memory in embedded systems. Int. Symp. on System Synthesis (ISSS), 1997, pp. 90--97.

Digital Library

[37]

P.G. Paulin, C. Pilkington, M. Langevin, E. Bensoudane, G. Nicolescu. Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management. Int. Conference on Hardware/Software Co-Design and System Synthesis, 2004, pp. 48--53.

Digital Library

[38]

T. Pop, P. Eles, Z. Peng. Holistic scheduling and analysis of mixed time/event-triggered distributed embedded systems. Int. Symp. on Hardware/Software Co-Design (CODES), 2002, pp. 187--192.

Digital Library

[39]

C. Siska. A processor description language supporting retargetable mult-pipeline DSP program development tools. Int. Symp on System Synthesis (ISSS), 1998, pp. 31--36.

Digital Library

[40]

J. Teich, T. Blickle, L. Thiele. An evolutionary approach to system-level synthesis. Int. Workshop on Hardware/Software Co-Design (CODES/CASHE), 1997, pp. 167--171.

Digital Library

[41]

G. Vanmeerbeeck, P. Schaumont, S. Vernalde, M. Engels, I. Bolsens. Hardware/software partitioning of embedded system in OCAPI-xl. Int. Symp. on Hardware/software Co-Design (CODES), 2001, pp. 30--35.

Digital Library

[42]

M. Verma, L. Wehmeyer, P. Marwedel. Dynamic overlay of scratchpad memory for energy minimization. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2004, pp. 104--109.

Digital Library

[43]

M. Wiggers, M. Bekooij, P. Jansen, G. Smit. Efficient computation of buffer capacities for multi-rate real-time systems with back-pressure. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2006, pp. 10--15.

Digital Library

[44]

P. Wolf, E. Kock, T. Henriksson, W. Kruijtzer, G. Essink. Design and programming of embedded multiprocessors: an interface-centric approach. Int. Conference on Hardware/Software Co-Design and System Synthesis (CODES/ISSS), 2004, pp. 206--217.

Digital Library

[45]

F. Worm, P. Ieene, P. Thiran, G. De Micheli. An adaptive low-power transmission scheme for on-networks. Int. Symp. on System Synthesis (ISSS), 2002, pp. 92--100.

Digital Library

[46]

P. Yang, F. Catthoor. Pareto-optimization-based run-time task scheduling for embedded systems. Int. Conference on Hardware/Software Codesign and System Synthesis (CODES/ISSS), 2003, pp. 120--125.

Digital Library

Cited By

Ben Salem ABen Othman SBen Saoud SLitayem N(2009)Servo drive system based on programmable SoC architecture2009 35th Annual Conference of IEEE Industrial Electronics10.1109/IECON.2009.5415384(2961-2966)Online publication date: Nov-2009
https://doi.org/10.1109/IECON.2009.5415384

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CODES+ISSS '08: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis

October 2008

288 pages

ISBN:9781605584706

DOI:10.1145/1450135

Program Chairs:
Catherine Gebotys
University of Waterloo, Canada
,
Grant Martin
Tensilica, USA

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 October 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ESWEEK 08

Sponsor:

ESWEEK 08: Fourth Embedded Systems Week

October 19 - 24, 2008

GA, Atlanta, USA

Acceptance Rates

CODES+ISSS '08 Paper Acceptance Rate 44 of 143 submissions, 31%;

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
355
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 08 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Ben Salem ABen Othman SBen Saoud SLitayem N(2009)Servo drive system based on programmable SoC architecture2009 35th Annual Conference of IEEE Industrial Electronics10.1109/IECON.2009.5415384(2961-2966)Online publication date: Nov-2009
https://doi.org/10.1109/IECON.2009.5415384

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten