research-article

Free access

TRANQUIL: a language for an array processing computer

Authors:

Robert B. WilhelmsonAuthors Info & Claims

AFIPS '69 (Spring): Proceedings of the May 14-16, 1969, spring joint computer conference

Pages 57 - 73

https://doi.org/10.1145/1476793.1476814

Published: 14 May 1969 Publication History

PDF eReader

Abstract

TRANQUIL is the algorithmic language which will be used to write programs for ILLIAC IV, a parallel computer which has been described by Barnes et al. ILLIAC IV is designed to be an array of 256 coupled processing elements (PE's) arranged in four quadrants in each of which the 64 PE's are driven by instructions emanating from a single control unit (CU). Each of the 256 PE's is to have 2048 words of 64 bit semiconductor memory with a 250 nanosecond cycle time and an instruction set which includes floating point arithmetic on both 64 bit and 32 bit operands with options for rounding and normalization, 8 bit byte operations, and a wide range of tests due to the use of addressable registers and a full set of comparisons. The PE's differ from conventional digital computers in two main ways. Firstly, each is capable of communicating data to its four neighboring PE's in the array by means of routing instructions. Secondly, each PE is able to set its own mode registers, thus effectively enabling or disabling itself for the transmission of data or the execution of instructions from its CU.

References

[1]

G Barnes R Brown M Kato D Kuck D Slotnick R Stokes The ILLIAC IV computer IEEE Transactions on computers Vol C--17 746--757 August 1968

Digital Library

Google Scholar

[2]

D J Kuck Illiac IV software and applications programming IEEE Transactions on computers Vol C--17 August 1968 758--770

Digital Library

Google Scholar

[3]

M B Wells Aspects of language design for combinatorial computing IEEE Transactions on computers Vol EC--13 431--438 August 1964

Crossref

Google Scholar

[4]

K E Iverson A programming language John Wiley New York 1962

Digital Library

Google Scholar

[5]

R S Northcote The structure and use of a compiler-compiler system Proc 3rd Australian computer conference 1966

Google Scholar

[6]

F L Deremer On the generation of parsers for BNF grammars: an algorithm Proc SJCC 1969

Digital Library

Google Scholar

[7]

A J Beals The generation of a deterministic parsing algorithm Report No 304 Dept of Computer Science University of Illinois at Urbana 1969

Google Scholar

[8]

H R G Trout A BNF like language for the description of syntax directed compilers Report No 300 Dept of Computer Science University of Illinois at Urbana 1969

Google Scholar

[9]

Y Muraoka Storage allocation algorithms in the TRANQUIL compiler Report No 297 Dept of Computer Science University of Illinois at Urbana 1969

Google Scholar

[10]

R B Wilhelmson Control statement syntax and semantics of a language for parallel processors Report No 298 Department of Computer Science University of Illinois at Urbana 1969

Google Scholar

[11]

P P Budnik Tranquil arithmetic Report No 296 Dept of Computer Science University of Illinois at Urbana 1969

Google Scholar

Cited By

View all

Sampaio DSouza RCollange CPereira F(2014)Divergence analysisACM Transactions on Programming Languages and Systems10.1145/252381535:4(1-36)Online publication date: 3-Jan-2014
https://dl.acm.org/doi/10.1145/2523815
Coutinho BSampaio DPereira FMeira Jr. W(2011)Divergence Analysis and OptimizationsProceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques10.1109/PACT.2011.63(320-329)Online publication date: 10-Oct-2011
https://dl.acm.org/doi/10.1109/PACT.2011.63
Dutta ASiegel HWhinston A(2011)On the application of parallel architectures to a class of operations research problemsRAIRO - Operations Research10.1051/ro/198317040317117:4(317-341)Online publication date: 29-Mar-2011
https://doi.org/10.1051/ro/1983170403171
Show More Cited By

TRANQUIL: a language for an array processing computer
1. Software and its engineering
  1. Software notations and tools
    1. General programming languages

Recommendations

An evaluation of speculative instruction execution on simultaneous multithreaded processors

Modern superscalar processors rely heavily on speculative execution for performance. For example, our measurements show that on a 6-issue superscalar, 93% of committed instructions for SPECINT95 are speculative. Without speculation, processor resources ...
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...
A Front-end Execution Architecture for High Energy Efficiency
MICRO-47: Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture

Smart phones and tablets have recently become widespread and dominant in the computer market. Users require that these mobile devices provide a high-quality experience and an even higher performance. Hence, major developers adopt out-of-order ...

Comments

Information & Contributors

Information

Published In

AFIPS '69 (Spring): Proceedings of the May 14-16, 1969, spring joint computer conference

May 1969

902 pages

ISBN:9781450379021

DOI:10.1145/1476793

Conference Chair:
Harrison W. Fuller
Sanders Associates, Inc.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 14 May 1969

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

11
Total Citations
View Citations
255
Total Downloads

Downloads (Last 12 months)112
Downloads (Last 6 weeks)10

Reflects downloads up to 03 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Sampaio DSouza RCollange CPereira F(2014)Divergence analysisACM Transactions on Programming Languages and Systems10.1145/252381535:4(1-36)Online publication date: 3-Jan-2014
https://dl.acm.org/doi/10.1145/2523815
Coutinho BSampaio DPereira FMeira Jr. W(2011)Divergence Analysis and OptimizationsProceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques10.1109/PACT.2011.63(320-329)Online publication date: 10-Oct-2011
https://dl.acm.org/doi/10.1109/PACT.2011.63
Dutta ASiegel HWhinston A(2011)On the application of parallel architectures to a class of operations research problemsRAIRO - Operations Research10.1051/ro/198317040317117:4(317-341)Online publication date: 29-Mar-2011
https://doi.org/10.1051/ro/1983170403171
Arvind AGostelow K(1982)The U-InterpreterComputer10.1109/MC.1982.165394015:2(42-49)Online publication date: 1-Feb-1982
https://dl.acm.org/doi/10.1109/MC.1982.1653940
Siegel HSiegel LKemmerer FMueller PSmalley HSmith S(1981)PASMIEEE Transactions on Computers10.1109/TC.1981.167573230:12(934-947)Online publication date: 1-Dec-1981
https://dl.acm.org/doi/10.1109/TC.1981.1675732
Kotov V(1981)Parallel languages. ICybernetics10.1007/BF0107824816:3(309-320)Online publication date: 1981
https://doi.org/10.1007/BF01078248
Kudielka V(1974)Parallelverarbeitung und modularer SystemaufbauGI-NTG Fachtagung Strucktur und Betrieb von Rechensystemen10.1007/BFb0021348(43-53)Online publication date: 1974
https://doi.org/10.1007/BFb0021348
Rosenfeld A(1973)Progress in Picture Processing: 1969--71ACM Computing Surveys (CSUR)10.1145/356616.3566175:2(81-108)Online publication date: Jun-1973
https://doi.org/10.1145/356616.356617
Bouknight WDenenberg SMcIntyre DRandall JSameh ASlotnick D(1972)The Illiac IV systemProceedings of the IEEE10.1109/PROC.1972.864760:4(369-388)Online publication date: 1972
https://doi.org/10.1109/PROC.1972.8647
Kuck D(1970)A Preprocessing High-Speed Memory SystemIEEE Transactions on Computers10.1109/T-C.1970.22304219:9(793-802)Online publication date: 1-Sep-1970
https://dl.acm.org/doi/10.1109/T-C.1970.223042
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

An evaluation of speculative instruction execution on simultaneous multithreaded processors

Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

A Front-end Execution Architecture for High Energy Efficiency

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

Abstract

References

Cited By

Recommendations

An evaluation of speculative instruction execution on simultaneous multithreaded processors

Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

A Front-end Execution Architecture for High Energy Efficiency

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Login options

Full Access

Share

Share this Publication link

Share on social media

Affiliations