Distributed processing with the Z8000 family
Abstract
Recommendations
A New Family of High.Performance Parallel Decimal Multipliers
ARITH '07: Proceedings of the 18th IEEE Symposium on Computer ArithmeticThis paper introduces two novel architectures for parallel decimal multipliers. Our multipliers are based on a new algorithm for decimal carry-save multioperand addition that uses a novel BCD-4221 recoding for decimal digits. It significantly improves ...
Responsive Multithreaded Processor for Distributed Real-Time Processing
IWIA '06: Proceedings of the International Workshop on Innovative Architecture for Future Generation High Performance Processors and SystemsResponsive MultiThreaded (RMT) Processor is a processor chip that integrates almost all functions for parallel/ distributed real-time systems such as robots, intelligent rooms/buildings, amusement systems, etc. Concretely, the RMT Processor integrates a ...
An instruction set and microarchitecture for instruction level distributed processing
Special Issue: Proceedings of the 29th annual international symposium on Computer architecture (ISCA '02)An instruction set architecture (ISA) suitable for future microprocessor design constraints is proposed. The ISA has hierarchical register files with a small number of accumulators at the top. The instruction stream is divided into chains of dependent ...
Comments
Information & Contributors
Information
Published In
Sponsors
- AFIPS: American Federation of Information Processing Societies
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 126Total Downloads
- Downloads (Last 12 months)43
- Downloads (Last 6 weeks)3
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in