skip to main content
10.5555/1509456.1509579acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
research-article

Advancing supercomputer performance through interconnection topology synthesis

Published: 10 November 2008 Publication History

Abstract

In today's many-core era, the interconnection networks have been the key factor that dominates the performance of a computer system. In this paper, we propose a design flow to discover the best topology in terms of the communication latency and physical constraints. First a set of representative candidate topologies are generated for the interconnection networks among computing chips; then an efficient multi-commodity flow algorithm is devised to evaluate the performance. The experiments show that the best topologies identified by our algorithm can achieve better average latency compared to the existing networks.

References

[1]
The BlueGene/L Team. An overview of the BlueGene/L supercomputer. In The 15th Annual SC conference, 2002.
[2]
W. Dally. Performance analysis of k-ary n-cube interconnection networks. IEEE Trans Comp, 39(6):775--785, 1990.
[3]
W. Dally. Interconnect-centric computing. Keynote Speech, ISCA, 2007.
[4]
A. Gara et al. Overview of the Blue Gene/L system architecture. IBM J Res & Dev, 49(2/3):195--212, 2005.
[5]
D. Bailey et al. The NAS parallel benchmarks. Technical Report NAS-95-020, NASA Ames Research Center, 1995.
[6]
G. Bhanot et al. Optimizing task layout on the Blue Gene/L supercomputer. IBM J Res & Dev, 49(2/3):489--500, 2005.
[7]
P. Coteus et al. Packaging the Blue Gene/L supercomputer. IBM J Res & Dev, 49(2/3):213--248, 2005.
[8]
Y. Hu, H. Chen, Y. Zhu, A. Chien, and C. K. Cheng. Physical synthesis of energy-efficient networks-on-chip through topology exploration and wire style optimization. In ICCD, pages 111--118, 2005.
[9]
Y. Hu, Y. Zhu, H. Chen, R. Graham, and C. K. Cheng. Communication latency aware low power NoC synthesis. In DAC, pages 574--579, 2006.
[10]
G. Karakostas. Faster approximation schemes for fractional multicommodity flow problems. In SODA, pages 166--173, 2002.
[11]
L. S. Peh and W. Dally. A delay model for router microarchitectures. IEEE Micro, 21(1):26--34, 2001.
[12]
S. Scott, D. Abts, J. Kim, and W. Dally. The blackwidow high-radix clos network. In ISCA, pages 16--28, 2006.
  1. Advancing supercomputer performance through interconnection topology synthesis

        Recommendations

        Comments

        Information & Contributors

        Information

        Published In

        cover image ACM Conferences
        ICCAD '08: Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
        November 2008
        855 pages
        ISBN:9781424428205

        Sponsors

        Publisher

        IEEE Press

        Publication History

        Published: 10 November 2008

        Check for updates

        Qualifiers

        • Research-article

        Conference

        ASE08
        Sponsor:
        ASE08: The International Conference on Computer-Aided Design
        November 10 - 13, 2008
        California, San Jose

        Acceptance Rates

        Overall Acceptance Rate 457 of 1,762 submissions, 26%

        Contributors

        Other Metrics

        Bibliometrics & Citations

        Bibliometrics

        Article Metrics

        • 0
          Total Citations
        • 108
          Total Downloads
        • Downloads (Last 12 months)0
        • Downloads (Last 6 weeks)0
        Reflects downloads up to 27 Jan 2025

        Other Metrics

        Citations

        View Options

        Login options

        View options

        PDF

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader

        Figures

        Tables

        Media

        Share

        Share

        Share this Publication link

        Share on social media