Moinuddin K. Qureshi
Abstract
The memory subsystem accounts for a significant cost and power budget of a computer system. Current DRAM-based main memory systems are starting to hit the power and cost limit. An alternative memory technology that uses resistance contrast in phase-change materials is being actively investigated in the circuits community. Phase Change Memory (PCM) devices offer more density relative to DRAM, and can help increase main memory capacity of future systems while remaining within the cost and power constraints.
In this paper, we analyze a PCM-based hybrid main memory system using an architecture level model of PCM.We explore the trade-offs for a main memory system consisting of PCMstorage coupled with a small DRAM buffer. Such an architecture has the latency benefits of DRAM and the capacity benefits of PCM. Our evaluations for a baseline system of 16-cores with 8GB DRAM show that, on average, PCM can reduce page faults by 5X and provide a speedup of 3X. As PCM is projected to have limited write endurance, we also propose simple organizational and management solutions of the hybrid memory that reduces the write traffic to PCM, boosting its lifetime from 3 years to 9.7 years.
- The Basics of Phase Change Memory Technology. http://www.numonyx.com/Documents/WhitePapers/PCM Basics WP.pdf.Google Scholar
- International Technology Roadmap for Semiconductors, ITRS 2007.Google Scholar
- Apple Computer Inc. Apple Products. http://www.apple.com.Google Scholar
- F. Bedeschil et al. A multi-level-cell bipolar-selected phase-change memory. In 2008 IEEE International Solid-State Circuits Conference, Feb. 2008.Google Scholar
- E. Doller. Flash Memory Trends and Technologies. Intel Developer Forum, 2006.Google Scholar
- E.Grochowski and R. Halem. Technological impact of magnetic hard disk drives on storage systems. IBM Systems. Journal, 42(2), 2003. Google ScholarDigital Library
- M. Ekman and P. Stenstrom. A case for multi-level main memory. In WMPI '04: Proceedings of the 3rd workshop on Memory performance issues, 2004. Google ScholarDigital Library
- M. Ekman and P. Stenstrom. A cost-effective main memory organization for future servers. In IPDPS '05: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium, 2005. Google ScholarDigital Library
- R. Freitas and W. Wilcke. Storage-class memory: The next storage system technology. IBM Journal of R. and D., 52(4/5):439--447, 2008. Google ScholarDigital Library
- HP. Memory technology evolution: an overview of system memory technologies, technology brief, 7th edition, 1999.Google Scholar
- C.-G. Hwang. Semiconductor memories for IT era. In 2002 IEEE International Solid-State Circuits Conference, pages 24--27, Feb. 2002.Google Scholar
- J. Javanifard et al. A 45nm Self-Aligned-Contact Process 1Gb NOR Flash with 5MB/s Program Speed. In 2008 IEEE International Solid--State Circuits Conference.Google Scholar
- T. Kgil, D. Roberts, and T. Mudge. Improving NAND Flash Based Disk Caches. In ISCA '08: Proceedings of the 35th annual international symposium on Computer architecture, pages 327--338, 2008. Google ScholarDigital Library
- K. J. Lee et al. A 90nm 1.8V 512Mb Diode-Switch PRAM with 266 MB/s Read Throughput. isscc08, 43(1):150--162, 2008.Google Scholar
- C. Lefurgy et al. Energy management for commercial servers. IEEE Computer, 36(12):39--48, Dec. 2003. Google ScholarDigital Library
- M-Systems. TrueFFS Wear-leveling Mechanism. http://www.dataio.com/pdf/NAND/MSystems/TrueFFS Wear Leveling Mechanism.pdf.Google Scholar
- P. Machanick. The Case for SRAM Main Memory. Computer Architecture News, 24(5):23--30, 1996. Google ScholarDigital Library
- J. McCalpin. Memory bandwidth and machine balance in current high performance computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, Dec. 1995.Google Scholar
- MetaRAM, Inc. MetaRAM. http://www.metaram.com/.Google Scholar
- Micron. Micron System Power Calculator. http://www.micron.com/support/part info/powercalc.Google Scholar
- D. Nobunagal et al. A 50nm 8Gb NAND Flash Memory with 100MB/s Program Throughput and 200MB/s DDR Interface. In 2008 IEEE International Solid-State Circuits Conference.Google Scholar
- S. R. Ovshinsky. Reversible electrical switching phenomena in disordered structures. Phys. Rev. Lett., 21(20), 1968.Google ScholarCross Ref
- S. Raoux et al. Phase-change random access memory: A scalable technology. IBM Journal of R. and D., 52(4/5):465--479, 2008. Google ScholarDigital Library
- J. Tominaga, T. Kikukawa, M. Takahashi, and R. T. Phillips. Structure of the Optical Phase Change Memory Alloy, AgVInSbTe, Determined by Optical Spectroscopy and Electron Diffraction,. J. Appl. Phys., 82(7), 1997.Google ScholarCross Ref
- C. Weissenberg. Current&Future Main Memory Technology for IA Platforms. Intel Developer Forum, 2006.Google Scholar
- N. Yamada, E. Ohno, K. Nishiuchi, and N. Akahira. Rapid-Phase Transitions of GeTe-Sb2Te3 Pseudobinary Amorphous Thin Films for an Optical Disk Memory. J. Appl. Phys., 69(5), 1991.Google ScholarCross Ref
- D. Ye et al. Prototyping a hybrid main memory using a virtual machine monitor. In Proceedings of the IEEE International Conference on Computer Design, 2008.Google ScholarCross Ref
Index Terms
- Scalable high performance main memory system using phase-change memory technology
Recommendations
A durable and energy efficient main memory using phase change memory technology
Using nonvolatile memories in memory hierarchy has been investigated to reduce its energy consumption because nonvolatile memories consume zero leakage power in memory cells. One of the difficulties is, however, that the endurance of most nonvolatile ...
Architecting phase change memory as a scalable dram alternative
Memory scaling is in jeopardy as charge storage and sensing mechanisms become less reliable for prevalent memory technologies, such as DRAM. In contrast, phase change memory (PCM) storage relies on scalable current and thermal mechanisms. To exploit PCM'...
Scalable high performance main memory system using phase-change memory technology
ISCA '09: Proceedings of the 36th annual international symposium on Computer architectureThe memory subsystem accounts for a significant cost and power budget of a computer system. Current DRAM-based main memory systems are starting to hit the power and cost limit. An alternative memory technology that uses resistance contrast in phase-...
Comments