Polly Siegel
- 1.S. M. Nowick and D. L. Dill, "Synthesis of asynchronous state machines using a local clock," in International Conference on Computer Design, IEEE Computer Society Press, 1991.]] Google Scholar
Digital Library
- 2.K. Yun and D. Dill, '~Automatic synthesis of 3D asynchronous finite-state machines," in international Conference on Computer-Aided Design, IEEEI, Nov. 1992.]] Google ScholarDigital Library
- 3.W. S. Coates, A. L. Davis, and K. S. Stevens, "Automatic synthesis of fast compact self-timed control circuits," in IFIP Workshop on Asynchronous Circuits, (Manchester, UK), 1993.]] Google ScholarDigital Library
- 4.K. Keutzer, "DAGON: Technology binding and local optimization by DAG matching," in 2~th Design Automation Conference, pp. 341-347, IEEE/ACM, 1987.]] Google ScholarDigital Library
- 5.R. Rudell, Logic Synthesis for VLSl Design. PhD thesis, U. C. Berkeley, Apr. 1989. Memorandum UCB/ERL M89/49.]] Google ScholarDigital Library
- 6.F. Mailhot, "Algorithms for technology mapping based on binary decision diagrams and on boolean operations," IEEE Transactions on CAD/ICAS, in press.]] Google ScholarDigital Library
- 7.E. J. McCluskey, Logic D,'.sign Principles With Emphasis on Testable Semicustom Circuits. Prentice-Hall, 1986.]] Google ScholarDigital Library
- 8.E. B. Eichelberger, "Hazard detection in combinational and sequential switching circuits," IBM Journal, Mar. 1965.]]Google ScholarDigital Library
- 9.J. Bredeson, "Synthesis of multiple input change hazard-free combinational switching circuilLs without feedback," international Journal of Electronics, vol. 39, no. 6, pp. 615-624, Dec. 1975.]]Google Scholar
- 10.R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang, "MIS" A multiple-level logic optimization system," IEEE Transactions on CAD/ICAS, vol. 6, no. 6, pp. 1062-1081, Nov. 1987.]]Google ScholarDigital Library
- 11.S. M. Nowick and D. L. Dill, "Exact two-level minimization of hazard-free logic with mult!iple-input changes," in International Conference on Computer-Aided Design, IEEE, 1992.]] Google ScholarDigital Library
- 12.S. H. Unger, Asynchronous Sequential Switching Circuits. New York: Wiley-Interscience, 1969.]] Google ScholarDigital Library
- 13.P. Siegel, G. De Micheli, and D. Dill, "Technology mapping for generalized fundamental-mode asynchronous designs," tech. rep., Computer Systems Laboratory, Stanford University, 1993.]] Google ScholarDigital Library
- 14.D. V. Heinbuch, CMOS3 Cell Library. Addison-Wesley, 1987.]] Google ScholarDigital Library
- 15.J. Beister, "A unified approach to combinational hazards," IEEE Transactions on Computel.s, vol. 23, no. 6, pp. 566-575, June 1974.]]Google ScholarDigital Library
- 16.R. Rudell and A. Sangiovanni-Vincentelli, "Multiple-valued minimization for PLA optimization," IEEE Transactions on CA D/ICA S, Sept. 1987.]]Google ScholarDigital Library
- 17.J. Bredeson and P. Hulina, "Elimination of static and dynamic hazards for multiple input changes in combinational switching circuits," Information and Control, vol. 20, no. 2, pp. 114-124, Mar. 1972.]]Google ScholarCross Ref
- 18.S. M. Nowick, K. Yun, and D. L. Dill, "Practical asynchronous controller design," in International Conference on Computer Design, IEEE Computer Society Press, 1992.]] Google ScholarDigital Library
Index Terms
- Automatic technology mapping for generalized fundamental-mode asynchronous designs
Comments